Multi-core processor for execution of strands of instructions grouped according to criticality

In an embodiment, a processor includes a plurality of cores. Each core may include strand logic to, for each strand of a plurality of strands, fetch an instruction group uniquely associated with the strand, wherein the instruction group is one of a plurality of instruction groups, wherein the plural...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MASLENNIKOV DMITRY, GABOR RON, MOTIN DENIS, BUTUZOV ALEXANDER, BUROV VALENTIN, TITOV ALEXANDR, CHUDNOVETS ANDREY, SHISHLOV SERGEY, SCHERBININ SERGEY, PODKORYTOV EVGENIY, SHIMKO OLEG, GARIFULLIN KAMIL
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In an embodiment, a processor includes a plurality of cores. Each core may include strand logic to, for each strand of a plurality of strands, fetch an instruction group uniquely associated with the strand, wherein the instruction group is one of a plurality of instruction groups, wherein the plurality of instruction groups is obtained by dividing instructions of an application program according to instruction criticality. The strand logic may also be to retire the instruction group in an original order of the application program. Other embodiments are described and claimed. 在实施例中,处理器包括多个核。每个核可包括缕程逻辑以用于:对于多个缕程的每个缕程,取出与缕程唯相关联的指令组,其中指令组是多个指令组中的个,其中多个指令组通过根据指令关键度划分应用程序的指令而获得。缕程逻辑还可用于按照应用程序的原始顺序引退指令组。描述其他实施例并要求它们的权利。