Circuit board and detection method

The invention discloses a circuit board and a detection method for solving the technical problem that the utilization rate of a circuit board is low due to the setting of a test line for measuring the insertion loss in an electronic device. The circuit board comprises a first region provided with at...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHENG XIAOGUANG, LIN CHAOHUANG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHENG XIAOGUANG
LIN CHAOHUANG
description The invention discloses a circuit board and a detection method for solving the technical problem that the utilization rate of a circuit board is low due to the setting of a test line for measuring the insertion loss in an electronic device. The circuit board comprises a first region provided with at least one component and a circuit for interconnecting the at least one component; and a second region provided with a test line having a first end for connection with a connector and a second end being an open end. When the first end of the test line is connected with a test device via the connector, the insertion loss of the circuit board and/or the impedance of the test line are tested by the test device. 本发明公开了种电路板及检测方法,用于解决电子设备中因设置用于测量插入损耗的测试线所导致的电路板的利用率较低的技术问题。该电路板包括:第区域,设置有至少个元器件及用于将所述至少个元器件进行相互连接的电路;第二区域,设置有测试线,所述测试线包括第端和第二端,所述第端用于与连接器相连,所述第二端为开放端;其中,当所述测试线的第端通过所述连接器与测试设备相连时,通过所述测试设备测试所述电路板的插入损耗和/或所述测试线的阻抗。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN106950488A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN106950488A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN106950488A3</originalsourceid><addsrcrecordid>eNrjZFByzixKLs0sUUjKTyxKUUjMS1FISS1JTS7JzM9TyE0tychP4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hgZmlqYGJhYWjsbEqAEAnfUl6Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Circuit board and detection method</title><source>esp@cenet</source><creator>CHENG XIAOGUANG ; LIN CHAOHUANG</creator><creatorcontrib>CHENG XIAOGUANG ; LIN CHAOHUANG</creatorcontrib><description>The invention discloses a circuit board and a detection method for solving the technical problem that the utilization rate of a circuit board is low due to the setting of a test line for measuring the insertion loss in an electronic device. The circuit board comprises a first region provided with at least one component and a circuit for interconnecting the at least one component; and a second region provided with a test line having a first end for connection with a connector and a second end being an open end. When the first end of the test line is connected with a test device via the connector, the insertion loss of the circuit board and/or the impedance of the test line are tested by the test device. 本发明公开了种电路板及检测方法,用于解决电子设备中因设置用于测量插入损耗的测试线所导致的电路板的利用率较低的技术问题。该电路板包括:第区域,设置有至少个元器件及用于将所述至少个元器件进行相互连接的电路;第二区域,设置有测试线,所述测试线包括第端和第二端,所述第端用于与连接器相连,所述第二端为开放端;其中,当所述测试线的第端通过所述连接器与测试设备相连时,通过所述测试设备测试所述电路板的插入损耗和/或所述测试线的阻抗。</description><language>chi ; eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; PRINTED CIRCUITS ; TESTING</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170714&amp;DB=EPODOC&amp;CC=CN&amp;NR=106950488A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170714&amp;DB=EPODOC&amp;CC=CN&amp;NR=106950488A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHENG XIAOGUANG</creatorcontrib><creatorcontrib>LIN CHAOHUANG</creatorcontrib><title>Circuit board and detection method</title><description>The invention discloses a circuit board and a detection method for solving the technical problem that the utilization rate of a circuit board is low due to the setting of a test line for measuring the insertion loss in an electronic device. The circuit board comprises a first region provided with at least one component and a circuit for interconnecting the at least one component; and a second region provided with a test line having a first end for connection with a connector and a second end being an open end. When the first end of the test line is connected with a test device via the connector, the insertion loss of the circuit board and/or the impedance of the test line are tested by the test device. 本发明公开了种电路板及检测方法,用于解决电子设备中因设置用于测量插入损耗的测试线所导致的电路板的利用率较低的技术问题。该电路板包括:第区域,设置有至少个元器件及用于将所述至少个元器件进行相互连接的电路;第二区域,设置有测试线,所述测试线包括第端和第二端,所述第端用于与连接器相连,所述第二端为开放端;其中,当所述测试线的第端通过所述连接器与测试设备相连时,通过所述测试设备测试所述电路板的插入损耗和/或所述测试线的阻抗。</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>PRINTED CIRCUITS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFByzixKLs0sUUjKTyxKUUjMS1FISS1JTS7JzM9TyE0tychP4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hgZmlqYGJhYWjsbEqAEAnfUl6Q</recordid><startdate>20170714</startdate><enddate>20170714</enddate><creator>CHENG XIAOGUANG</creator><creator>LIN CHAOHUANG</creator><scope>EVB</scope></search><sort><creationdate>20170714</creationdate><title>Circuit board and detection method</title><author>CHENG XIAOGUANG ; LIN CHAOHUANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN106950488A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2017</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>PRINTED CIRCUITS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>CHENG XIAOGUANG</creatorcontrib><creatorcontrib>LIN CHAOHUANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHENG XIAOGUANG</au><au>LIN CHAOHUANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Circuit board and detection method</title><date>2017-07-14</date><risdate>2017</risdate><abstract>The invention discloses a circuit board and a detection method for solving the technical problem that the utilization rate of a circuit board is low due to the setting of a test line for measuring the insertion loss in an electronic device. The circuit board comprises a first region provided with at least one component and a circuit for interconnecting the at least one component; and a second region provided with a test line having a first end for connection with a connector and a second end being an open end. When the first end of the test line is connected with a test device via the connector, the insertion loss of the circuit board and/or the impedance of the test line are tested by the test device. 本发明公开了种电路板及检测方法,用于解决电子设备中因设置用于测量插入损耗的测试线所导致的电路板的利用率较低的技术问题。该电路板包括:第区域,设置有至少个元器件及用于将所述至少个元器件进行相互连接的电路;第二区域,设置有测试线,所述测试线包括第端和第二端,所述第端用于与连接器相连,所述第二端为开放端;其中,当所述测试线的第端通过所述连接器与测试设备相连时,通过所述测试设备测试所述电路板的插入损耗和/或所述测试线的阻抗。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN106950488A
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
PRINTED CIRCUITS
TESTING
title Circuit board and detection method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T04%3A40%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHENG%20XIAOGUANG&rft.date=2017-07-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN106950488A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true