Polysilicon etching method

The invention provides a polysilicon etching method. The method comprises the following steps of S1, forming a SiN layer on the surface of a polysilicon layer, etching the SiN layer and patterning the SiN layer to obtain a SiN hard mask layer; S2, forming an oxide layer between SiN residual particle...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ZHU JIANXIAO, XU PEIMING, WANG HAILIAN, ZHAO LIANGUO, LUO DENGGUI, PENG KUN, WANG FENG, CHEN WENFU, HU XIANG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ZHU JIANXIAO
XU PEIMING
WANG HAILIAN
ZHAO LIANGUO
LUO DENGGUI
PENG KUN
WANG FENG
CHEN WENFU
HU XIANG
description The invention provides a polysilicon etching method. The method comprises the following steps of S1, forming a SiN layer on the surface of a polysilicon layer, etching the SiN layer and patterning the SiN layer to obtain a SiN hard mask layer; S2, forming an oxide layer between SiN residual particles which are not etched thoroughly and on the periphery of the SiN hard mask layer and the polysilicon layer; S3, adopting wet etching to remove the oxide layer, and enabling the SiN residual particles to separate from the polysilicon layer due to suspension; and S4, etching the polysilicon layer taking the SiN hard mask layer as a mask layer. The invention prevents that fact that silicon nitride residual particles obstruct follow-up polysilicon etching, and greatly reduces polysilicon residual defects. With the polysilicon etching method, the photoetching time is not required to be increased, almost no influence on subsequent processes exists, disadvantages of using the traditional DARC as a hard mask layer are suc
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN106298494A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN106298494A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN106298494A3</originalsourceid><addsrcrecordid>eNrjZJAKyM-pLM7MyUzOz1NILUnOyMxLV8hNLcnIT-FhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYGZkaWFiaWJo7GxKgBAGPuI08</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Polysilicon etching method</title><source>esp@cenet</source><creator>ZHU JIANXIAO ; XU PEIMING ; WANG HAILIAN ; ZHAO LIANGUO ; LUO DENGGUI ; PENG KUN ; WANG FENG ; CHEN WENFU ; HU XIANG</creator><creatorcontrib>ZHU JIANXIAO ; XU PEIMING ; WANG HAILIAN ; ZHAO LIANGUO ; LUO DENGGUI ; PENG KUN ; WANG FENG ; CHEN WENFU ; HU XIANG</creatorcontrib><description>The invention provides a polysilicon etching method. The method comprises the following steps of S1, forming a SiN layer on the surface of a polysilicon layer, etching the SiN layer and patterning the SiN layer to obtain a SiN hard mask layer; S2, forming an oxide layer between SiN residual particles which are not etched thoroughly and on the periphery of the SiN hard mask layer and the polysilicon layer; S3, adopting wet etching to remove the oxide layer, and enabling the SiN residual particles to separate from the polysilicon layer due to suspension; and S4, etching the polysilicon layer taking the SiN hard mask layer as a mask layer. The invention prevents that fact that silicon nitride residual particles obstruct follow-up polysilicon etching, and greatly reduces polysilicon residual defects. With the polysilicon etching method, the photoetching time is not required to be increased, almost no influence on subsequent processes exists, disadvantages of using the traditional DARC as a hard mask layer are suc</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170104&amp;DB=EPODOC&amp;CC=CN&amp;NR=106298494A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170104&amp;DB=EPODOC&amp;CC=CN&amp;NR=106298494A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHU JIANXIAO</creatorcontrib><creatorcontrib>XU PEIMING</creatorcontrib><creatorcontrib>WANG HAILIAN</creatorcontrib><creatorcontrib>ZHAO LIANGUO</creatorcontrib><creatorcontrib>LUO DENGGUI</creatorcontrib><creatorcontrib>PENG KUN</creatorcontrib><creatorcontrib>WANG FENG</creatorcontrib><creatorcontrib>CHEN WENFU</creatorcontrib><creatorcontrib>HU XIANG</creatorcontrib><title>Polysilicon etching method</title><description>The invention provides a polysilicon etching method. The method comprises the following steps of S1, forming a SiN layer on the surface of a polysilicon layer, etching the SiN layer and patterning the SiN layer to obtain a SiN hard mask layer; S2, forming an oxide layer between SiN residual particles which are not etched thoroughly and on the periphery of the SiN hard mask layer and the polysilicon layer; S3, adopting wet etching to remove the oxide layer, and enabling the SiN residual particles to separate from the polysilicon layer due to suspension; and S4, etching the polysilicon layer taking the SiN hard mask layer as a mask layer. The invention prevents that fact that silicon nitride residual particles obstruct follow-up polysilicon etching, and greatly reduces polysilicon residual defects. With the polysilicon etching method, the photoetching time is not required to be increased, almost no influence on subsequent processes exists, disadvantages of using the traditional DARC as a hard mask layer are suc</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAKyM-pLM7MyUzOz1NILUnOyMxLV8hNLcnIT-FhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYGZkaWFiaWJo7GxKgBAGPuI08</recordid><startdate>20170104</startdate><enddate>20170104</enddate><creator>ZHU JIANXIAO</creator><creator>XU PEIMING</creator><creator>WANG HAILIAN</creator><creator>ZHAO LIANGUO</creator><creator>LUO DENGGUI</creator><creator>PENG KUN</creator><creator>WANG FENG</creator><creator>CHEN WENFU</creator><creator>HU XIANG</creator><scope>EVB</scope></search><sort><creationdate>20170104</creationdate><title>Polysilicon etching method</title><author>ZHU JIANXIAO ; XU PEIMING ; WANG HAILIAN ; ZHAO LIANGUO ; LUO DENGGUI ; PENG KUN ; WANG FENG ; CHEN WENFU ; HU XIANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN106298494A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHU JIANXIAO</creatorcontrib><creatorcontrib>XU PEIMING</creatorcontrib><creatorcontrib>WANG HAILIAN</creatorcontrib><creatorcontrib>ZHAO LIANGUO</creatorcontrib><creatorcontrib>LUO DENGGUI</creatorcontrib><creatorcontrib>PENG KUN</creatorcontrib><creatorcontrib>WANG FENG</creatorcontrib><creatorcontrib>CHEN WENFU</creatorcontrib><creatorcontrib>HU XIANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHU JIANXIAO</au><au>XU PEIMING</au><au>WANG HAILIAN</au><au>ZHAO LIANGUO</au><au>LUO DENGGUI</au><au>PENG KUN</au><au>WANG FENG</au><au>CHEN WENFU</au><au>HU XIANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Polysilicon etching method</title><date>2017-01-04</date><risdate>2017</risdate><abstract>The invention provides a polysilicon etching method. The method comprises the following steps of S1, forming a SiN layer on the surface of a polysilicon layer, etching the SiN layer and patterning the SiN layer to obtain a SiN hard mask layer; S2, forming an oxide layer between SiN residual particles which are not etched thoroughly and on the periphery of the SiN hard mask layer and the polysilicon layer; S3, adopting wet etching to remove the oxide layer, and enabling the SiN residual particles to separate from the polysilicon layer due to suspension; and S4, etching the polysilicon layer taking the SiN hard mask layer as a mask layer. The invention prevents that fact that silicon nitride residual particles obstruct follow-up polysilicon etching, and greatly reduces polysilicon residual defects. With the polysilicon etching method, the photoetching time is not required to be increased, almost no influence on subsequent processes exists, disadvantages of using the traditional DARC as a hard mask layer are suc</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN106298494A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Polysilicon etching method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T17%3A58%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHU%20JIANXIAO&rft.date=2017-01-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN106298494A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true