Semiconductor Device Having Terminals Formed On A Chip Package Including A Plurality Of Semiconductor Chips And Manufacturing Method Thereof

Semiconductor Device Having Terminals Formed On A Chip Package Including A Plurality Of Semiconductor Chips And Manufacturing Method Thereof

According to one embodiment, there is provided a semiconductor device including a first semiconductor chip and a second semiconductor chip. The second semiconductor chip is mounted on a back surface of the first semiconductor chip. The first semiconductor chip includes a substrate, a back surface wi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: EIICHI HOSOMI
Format: Patent
Sprache:chi ; eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator EIICHI HOSOMI
description According to one embodiment, there is provided a semiconductor device including a first semiconductor chip and a second semiconductor chip. The second semiconductor chip is mounted on a back surface of the first semiconductor chip. The first semiconductor chip includes a substrate, a back surface wiring, a multi-layer wiring, a through silicon via, and a front surface electrode. The back surface wiring is arranged on a back surface of the substrate. The back surface wiring is electrically connected to a terminal of the second semiconductor chip. The multi-layer wiring is arranged on a front surface of the substrate. The through silicon via is configured to electrically connect the back surface wiring and the multi-layer wiring through the substrate. The front surface electrode is arranged on the multi-layer wiring and electrically connected to the multi-layer wiring.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN105428340A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN105428340A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN105428340A3</originalsourceid><addsrcrecordid>eNqNjbEOgjAURVkcjPoPzw8wQcHEtUEJDgiJ7OSlfYVGaElpSfwHP1pJXNyc7nLOucvgdadecaOF585YONOkOEGGk9INVGR7pbEbITW2JwGFBgZJqwYokT-wIbhq3nkxwwzKzlvslHtCIeG3OzsjMC0gR-0lcuftLOXkWiOgasmSketgIT9vtPnuKtimlyrJdjSYmsYBOWlydXLbh8f4cIrikEX_MG8wJEwz</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor Device Having Terminals Formed On A Chip Package Including A Plurality Of Semiconductor Chips And Manufacturing Method Thereof</title><source>esp@cenet</source><creator>EIICHI HOSOMI</creator><creatorcontrib>EIICHI HOSOMI</creatorcontrib><description>According to one embodiment, there is provided a semiconductor device including a first semiconductor chip and a second semiconductor chip. The second semiconductor chip is mounted on a back surface of the first semiconductor chip. The first semiconductor chip includes a substrate, a back surface wiring, a multi-layer wiring, a through silicon via, and a front surface electrode. The back surface wiring is arranged on a back surface of the substrate. The back surface wiring is electrically connected to a terminal of the second semiconductor chip. The multi-layer wiring is arranged on a front surface of the substrate. The through silicon via is configured to electrically connect the back surface wiring and the multi-layer wiring through the substrate. The front surface electrode is arranged on the multi-layer wiring and electrically connected to the multi-layer wiring.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160323&amp;DB=EPODOC&amp;CC=CN&amp;NR=105428340A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160323&amp;DB=EPODOC&amp;CC=CN&amp;NR=105428340A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>EIICHI HOSOMI</creatorcontrib><title>Semiconductor Device Having Terminals Formed On A Chip Package Including A Plurality Of Semiconductor Chips And Manufacturing Method Thereof</title><description>According to one embodiment, there is provided a semiconductor device including a first semiconductor chip and a second semiconductor chip. The second semiconductor chip is mounted on a back surface of the first semiconductor chip. The first semiconductor chip includes a substrate, a back surface wiring, a multi-layer wiring, a through silicon via, and a front surface electrode. The back surface wiring is arranged on a back surface of the substrate. The back surface wiring is electrically connected to a terminal of the second semiconductor chip. The multi-layer wiring is arranged on a front surface of the substrate. The through silicon via is configured to electrically connect the back surface wiring and the multi-layer wiring through the substrate. The front surface electrode is arranged on the multi-layer wiring and electrically connected to the multi-layer wiring.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjbEOgjAURVkcjPoPzw8wQcHEtUEJDgiJ7OSlfYVGaElpSfwHP1pJXNyc7nLOucvgdadecaOF585YONOkOEGGk9INVGR7pbEbITW2JwGFBgZJqwYokT-wIbhq3nkxwwzKzlvslHtCIeG3OzsjMC0gR-0lcuftLOXkWiOgasmSketgIT9vtPnuKtimlyrJdjSYmsYBOWlydXLbh8f4cIrikEX_MG8wJEwz</recordid><startdate>20160323</startdate><enddate>20160323</enddate><creator>EIICHI HOSOMI</creator><scope>EVB</scope></search><sort><creationdate>20160323</creationdate><title>Semiconductor Device Having Terminals Formed On A Chip Package Including A Plurality Of Semiconductor Chips And Manufacturing Method Thereof</title><author>EIICHI HOSOMI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN105428340A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>EIICHI HOSOMI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>EIICHI HOSOMI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor Device Having Terminals Formed On A Chip Package Including A Plurality Of Semiconductor Chips And Manufacturing Method Thereof</title><date>2016-03-23</date><risdate>2016</risdate><abstract>According to one embodiment, there is provided a semiconductor device including a first semiconductor chip and a second semiconductor chip. The second semiconductor chip is mounted on a back surface of the first semiconductor chip. The first semiconductor chip includes a substrate, a back surface wiring, a multi-layer wiring, a through silicon via, and a front surface electrode. The back surface wiring is arranged on a back surface of the substrate. The back surface wiring is electrically connected to a terminal of the second semiconductor chip. The multi-layer wiring is arranged on a front surface of the substrate. The through silicon via is configured to electrically connect the back surface wiring and the multi-layer wiring through the substrate. The front surface electrode is arranged on the multi-layer wiring and electrically connected to the multi-layer wiring.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN105428340A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor Device Having Terminals Formed On A Chip Package Including A Plurality Of Semiconductor Chips And Manufacturing Method Thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T07%3A37%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=EIICHI%20HOSOMI&rft.date=2016-03-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN105428340A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true