Clock synchronization method and device

The invention provides a clock synchronization method and device. The method comprises the following steps that: a first site in a first network acquires transmission time points of n predetermined data transmitted by a second site in a second network, wherein the n predetermined data is transmitted...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WANG FAN, TAO CHUNSHOU, YANG MAOHUA, XIAO JINHUANG, WAN JUAN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WANG FAN
TAO CHUNSHOU
YANG MAOHUA
XIAO JINHUANG
WAN JUAN
description The invention provides a clock synchronization method and device. The method comprises the following steps that: a first site in a first network acquires transmission time points of n predetermined data transmitted by a second site in a second network, wherein the n predetermined data is transmitted to the first site from the second site along the same transmission path, and n is greater than or equal to 1; and the first site adjusts a first local clock of the first site to be synchronous to a second local clock of the second site according to the transmission time points of the n predetermined data, receiving time points when the n predetermined data is received by the first site, and a time delay, wherein the time delay is a predetermined time delay of time delay test data transmitted from the second site to the first site along the transmission path. Through adoption of the clock synchronization method and device, the problems of high cost, complex networking and low timing accuracy during synchronization of a master network clock and a slave network clock in the prior art are solved, and the effects of lowering the clock synchronization cost, lowering the networking complexity and increasing the positioning accuracy are achieved.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN105245324A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN105245324A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN105245324A3</originalsourceid><addsrcrecordid>eNrjZFB3zslPzlYorsxLzijKz8usSizJzM9TyE0tychPUUjMS1FISS3LTE7lYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GBqZGJqbGRiaOxsSoAQCynSgE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Clock synchronization method and device</title><source>esp@cenet</source><creator>WANG FAN ; TAO CHUNSHOU ; YANG MAOHUA ; XIAO JINHUANG ; WAN JUAN</creator><creatorcontrib>WANG FAN ; TAO CHUNSHOU ; YANG MAOHUA ; XIAO JINHUANG ; WAN JUAN</creatorcontrib><description>The invention provides a clock synchronization method and device. The method comprises the following steps that: a first site in a first network acquires transmission time points of n predetermined data transmitted by a second site in a second network, wherein the n predetermined data is transmitted to the first site from the second site along the same transmission path, and n is greater than or equal to 1; and the first site adjusts a first local clock of the first site to be synchronous to a second local clock of the second site according to the transmission time points of the n predetermined data, receiving time points when the n predetermined data is received by the first site, and a time delay, wherein the time delay is a predetermined time delay of time delay test data transmitted from the second site to the first site along the transmission path. Through adoption of the clock synchronization method and device, the problems of high cost, complex networking and low timing accuracy during synchronization of a master network clock and a slave network clock in the prior art are solved, and the effects of lowering the clock synchronization cost, lowering the networking complexity and increasing the positioning accuracy are achieved.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160113&amp;DB=EPODOC&amp;CC=CN&amp;NR=105245324A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160113&amp;DB=EPODOC&amp;CC=CN&amp;NR=105245324A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG FAN</creatorcontrib><creatorcontrib>TAO CHUNSHOU</creatorcontrib><creatorcontrib>YANG MAOHUA</creatorcontrib><creatorcontrib>XIAO JINHUANG</creatorcontrib><creatorcontrib>WAN JUAN</creatorcontrib><title>Clock synchronization method and device</title><description>The invention provides a clock synchronization method and device. The method comprises the following steps that: a first site in a first network acquires transmission time points of n predetermined data transmitted by a second site in a second network, wherein the n predetermined data is transmitted to the first site from the second site along the same transmission path, and n is greater than or equal to 1; and the first site adjusts a first local clock of the first site to be synchronous to a second local clock of the second site according to the transmission time points of the n predetermined data, receiving time points when the n predetermined data is received by the first site, and a time delay, wherein the time delay is a predetermined time delay of time delay test data transmitted from the second site to the first site along the transmission path. Through adoption of the clock synchronization method and device, the problems of high cost, complex networking and low timing accuracy during synchronization of a master network clock and a slave network clock in the prior art are solved, and the effects of lowering the clock synchronization cost, lowering the networking complexity and increasing the positioning accuracy are achieved.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFB3zslPzlYorsxLzijKz8usSizJzM9TyE0tychPUUjMS1FISS3LTE7lYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GBqZGJqbGRiaOxsSoAQCynSgE</recordid><startdate>20160113</startdate><enddate>20160113</enddate><creator>WANG FAN</creator><creator>TAO CHUNSHOU</creator><creator>YANG MAOHUA</creator><creator>XIAO JINHUANG</creator><creator>WAN JUAN</creator><scope>EVB</scope></search><sort><creationdate>20160113</creationdate><title>Clock synchronization method and device</title><author>WANG FAN ; TAO CHUNSHOU ; YANG MAOHUA ; XIAO JINHUANG ; WAN JUAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN105245324A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG FAN</creatorcontrib><creatorcontrib>TAO CHUNSHOU</creatorcontrib><creatorcontrib>YANG MAOHUA</creatorcontrib><creatorcontrib>XIAO JINHUANG</creatorcontrib><creatorcontrib>WAN JUAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG FAN</au><au>TAO CHUNSHOU</au><au>YANG MAOHUA</au><au>XIAO JINHUANG</au><au>WAN JUAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Clock synchronization method and device</title><date>2016-01-13</date><risdate>2016</risdate><abstract>The invention provides a clock synchronization method and device. The method comprises the following steps that: a first site in a first network acquires transmission time points of n predetermined data transmitted by a second site in a second network, wherein the n predetermined data is transmitted to the first site from the second site along the same transmission path, and n is greater than or equal to 1; and the first site adjusts a first local clock of the first site to be synchronous to a second local clock of the second site according to the transmission time points of the n predetermined data, receiving time points when the n predetermined data is received by the first site, and a time delay, wherein the time delay is a predetermined time delay of time delay test data transmitted from the second site to the first site along the transmission path. Through adoption of the clock synchronization method and device, the problems of high cost, complex networking and low timing accuracy during synchronization of a master network clock and a slave network clock in the prior art are solved, and the effects of lowering the clock synchronization cost, lowering the networking complexity and increasing the positioning accuracy are achieved.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_CN105245324A
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title Clock synchronization method and device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T20%3A15%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20FAN&rft.date=2016-01-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN105245324A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true