Process for connecting joining partners by means of an isothermic solidifying reaction in order to form an In-Bi-Ag connecting layer and corresponding arrangement of joining partners
The invention provides a process for connecting joining partners (1, 2), for example an optoelectronic semiconductor chip (e.g. a light-emitting diode chip) and a printed circuit board or a metallic conductor frame, said process comprising the following steps: - providing a first joining partner (1)...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | PLOESSL ANDREAS |
description | The invention provides a process for connecting joining partners (1, 2), for example an optoelectronic semiconductor chip (e.g. a light-emitting diode chip) and a printed circuit board or a metallic conductor frame, said process comprising the following steps: - providing a first joining partner (1) and a second joining partner (2), - applying a first layer sequence (10) to the first joining partner (1), which sequence comprises at least one layer (11, 15) containing or consisting of silver, - applying a second layer sequence (20) to the second joining partner (2), said sequence comprising at least one layer (29) containing indium and bismuth or a layer (23) containing indium and a layer (22, 24) containing bismuth, - pressing the first layer sequence (10) and the second layer sequence (20) together at the end faces thereof which are remote respectively from the first joining partner (1) and the second joining partner (2) by applying a joining pressure (p) at a joining temperature which is at most 120 DEG C for a predefined joining time, the first layer sequence (10) and the second layer sequence (20) fusing to form a connecting layer (30) which adjoins the first joining partner and the second joining partner directly and the fusion temperature of which is at least 260 DEG C. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN105103287A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN105103287A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN105103287A3</originalsourceid><addsrcrecordid>eNqNjrEKwkAQRNNYiPoP6wcEEoNoG4OijVjYy3rZxJNkN-xdkx_z-7wDC7GyGph9M7PT5HVRMeQcNKJghJmMt9zCUyxHHVA9kzq4j9ATsgNpABmsE_8g7a0BJ52tbTNGXAlDXsKdQbQmBS-xuo-ZE6c7m5bt906HY4CQ62CqkhuE6-ijKnJLPbGPi7_vzJNJg52jxUdnyfKwv1bHlAa5hRY0xORv1TnP1nlWrLabsviHeQO08F2W</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Process for connecting joining partners by means of an isothermic solidifying reaction in order to form an In-Bi-Ag connecting layer and corresponding arrangement of joining partners</title><source>esp@cenet</source><creator>PLOESSL ANDREAS</creator><creatorcontrib>PLOESSL ANDREAS</creatorcontrib><description>The invention provides a process for connecting joining partners (1, 2), for example an optoelectronic semiconductor chip (e.g. a light-emitting diode chip) and a printed circuit board or a metallic conductor frame, said process comprising the following steps: - providing a first joining partner (1) and a second joining partner (2), - applying a first layer sequence (10) to the first joining partner (1), which sequence comprises at least one layer (11, 15) containing or consisting of silver, - applying a second layer sequence (20) to the second joining partner (2), said sequence comprising at least one layer (29) containing indium and bismuth or a layer (23) containing indium and a layer (22, 24) containing bismuth, - pressing the first layer sequence (10) and the second layer sequence (20) together at the end faces thereof which are remote respectively from the first joining partner (1) and the second joining partner (2) by applying a joining pressure (p) at a joining temperature which is at most 120 DEG C for a predefined joining time, the first layer sequence (10) and the second layer sequence (20) fusing to form a connecting layer (30) which adjoins the first joining partner and the second joining partner directly and the fusion temperature of which is at least 260 DEG C.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20151125&DB=EPODOC&CC=CN&NR=105103287A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20151125&DB=EPODOC&CC=CN&NR=105103287A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PLOESSL ANDREAS</creatorcontrib><title>Process for connecting joining partners by means of an isothermic solidifying reaction in order to form an In-Bi-Ag connecting layer and corresponding arrangement of joining partners</title><description>The invention provides a process for connecting joining partners (1, 2), for example an optoelectronic semiconductor chip (e.g. a light-emitting diode chip) and a printed circuit board or a metallic conductor frame, said process comprising the following steps: - providing a first joining partner (1) and a second joining partner (2), - applying a first layer sequence (10) to the first joining partner (1), which sequence comprises at least one layer (11, 15) containing or consisting of silver, - applying a second layer sequence (20) to the second joining partner (2), said sequence comprising at least one layer (29) containing indium and bismuth or a layer (23) containing indium and a layer (22, 24) containing bismuth, - pressing the first layer sequence (10) and the second layer sequence (20) together at the end faces thereof which are remote respectively from the first joining partner (1) and the second joining partner (2) by applying a joining pressure (p) at a joining temperature which is at most 120 DEG C for a predefined joining time, the first layer sequence (10) and the second layer sequence (20) fusing to form a connecting layer (30) which adjoins the first joining partner and the second joining partner directly and the fusion temperature of which is at least 260 DEG C.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjrEKwkAQRNNYiPoP6wcEEoNoG4OijVjYy3rZxJNkN-xdkx_z-7wDC7GyGph9M7PT5HVRMeQcNKJghJmMt9zCUyxHHVA9kzq4j9ATsgNpABmsE_8g7a0BJ52tbTNGXAlDXsKdQbQmBS-xuo-ZE6c7m5bt906HY4CQ62CqkhuE6-ijKnJLPbGPi7_vzJNJg52jxUdnyfKwv1bHlAa5hRY0xORv1TnP1nlWrLabsviHeQO08F2W</recordid><startdate>20151125</startdate><enddate>20151125</enddate><creator>PLOESSL ANDREAS</creator><scope>EVB</scope></search><sort><creationdate>20151125</creationdate><title>Process for connecting joining partners by means of an isothermic solidifying reaction in order to form an In-Bi-Ag connecting layer and corresponding arrangement of joining partners</title><author>PLOESSL ANDREAS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN105103287A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>PLOESSL ANDREAS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PLOESSL ANDREAS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Process for connecting joining partners by means of an isothermic solidifying reaction in order to form an In-Bi-Ag connecting layer and corresponding arrangement of joining partners</title><date>2015-11-25</date><risdate>2015</risdate><abstract>The invention provides a process for connecting joining partners (1, 2), for example an optoelectronic semiconductor chip (e.g. a light-emitting diode chip) and a printed circuit board or a metallic conductor frame, said process comprising the following steps: - providing a first joining partner (1) and a second joining partner (2), - applying a first layer sequence (10) to the first joining partner (1), which sequence comprises at least one layer (11, 15) containing or consisting of silver, - applying a second layer sequence (20) to the second joining partner (2), said sequence comprising at least one layer (29) containing indium and bismuth or a layer (23) containing indium and a layer (22, 24) containing bismuth, - pressing the first layer sequence (10) and the second layer sequence (20) together at the end faces thereof which are remote respectively from the first joining partner (1) and the second joining partner (2) by applying a joining pressure (p) at a joining temperature which is at most 120 DEG C for a predefined joining time, the first layer sequence (10) and the second layer sequence (20) fusing to form a connecting layer (30) which adjoins the first joining partner and the second joining partner directly and the fusion temperature of which is at least 260 DEG C.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_CN105103287A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Process for connecting joining partners by means of an isothermic solidifying reaction in order to form an In-Bi-Ag connecting layer and corresponding arrangement of joining partners |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T20%3A18%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PLOESSL%20ANDREAS&rft.date=2015-11-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN105103287A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |