DIGITAL TO ANALOG CONVERTING SYSTEM AND DIGITAL TO ANALOG CONVERTING METHOD
The present invention provides a digital to analog converting system and a digital to analog converting method. The digital to analog converting system, which comprises: a first data converting circuit, for receiving a first digital data stream transmitted at a first clock frequency, for converting...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | YENUAN HUANG JEN TSAI TZU-HAO YU HUNG-PIN MA SHENG-HAO CHEN CHUN-HAO LIAO MIN-HUA WU |
description | The present invention provides a digital to analog converting system and a digital to analog converting method. The digital to analog converting system, which comprises: a first data converting circuit, for receiving a first digital data stream transmitted at a first clock frequency, for converting the first digital data stream to a plurality of second digital data streams transmitted at a second clock frequency, and for outputting the second digital data streams in parallel; a second data converting circuit, for receiving the second digital data streams from the first data converting circuit, and for converting the second digital data streams to a third digital data stream transmitted at a third clock frequency; and a first digital to analog converter, for converting the third digital data stream to a first output analog data stream. The second clock frequency is lower than the first clock frequency and the third clock frequency. According to the invention, a problem of data transmission with a high clock frequency can be avoided. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN104917530A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN104917530A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN104917530A3</originalsourceid><addsrcrecordid>eNrjZPB28XT3DHH0UQjxV3D0c_Txd1dw9vcLcw0K8fRzVwiODA5x9QVKuCjgVefrGuLh78LDwJqWmFOcyguluRkU3VxDnD10Uwvy41OLCxKTU_NSS-Kd_QwNTCwNzU2NDRyNiVEDAHxwLYs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DIGITAL TO ANALOG CONVERTING SYSTEM AND DIGITAL TO ANALOG CONVERTING METHOD</title><source>esp@cenet</source><creator>YENUAN HUANG ; JEN TSAI ; TZU-HAO YU ; HUNG-PIN MA ; SHENG-HAO CHEN ; CHUN-HAO LIAO ; MIN-HUA WU</creator><creatorcontrib>YENUAN HUANG ; JEN TSAI ; TZU-HAO YU ; HUNG-PIN MA ; SHENG-HAO CHEN ; CHUN-HAO LIAO ; MIN-HUA WU</creatorcontrib><description>The present invention provides a digital to analog converting system and a digital to analog converting method. The digital to analog converting system, which comprises: a first data converting circuit, for receiving a first digital data stream transmitted at a first clock frequency, for converting the first digital data stream to a plurality of second digital data streams transmitted at a second clock frequency, and for outputting the second digital data streams in parallel; a second data converting circuit, for receiving the second digital data streams from the first data converting circuit, and for converting the second digital data streams to a third digital data stream transmitted at a third clock frequency; and a first digital to analog converter, for converting the third digital data stream to a first output analog data stream. The second clock frequency is lower than the first clock frequency and the third clock frequency. According to the invention, a problem of data transmission with a high clock frequency can be avoided.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150916&DB=EPODOC&CC=CN&NR=104917530A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150916&DB=EPODOC&CC=CN&NR=104917530A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YENUAN HUANG</creatorcontrib><creatorcontrib>JEN TSAI</creatorcontrib><creatorcontrib>TZU-HAO YU</creatorcontrib><creatorcontrib>HUNG-PIN MA</creatorcontrib><creatorcontrib>SHENG-HAO CHEN</creatorcontrib><creatorcontrib>CHUN-HAO LIAO</creatorcontrib><creatorcontrib>MIN-HUA WU</creatorcontrib><title>DIGITAL TO ANALOG CONVERTING SYSTEM AND DIGITAL TO ANALOG CONVERTING METHOD</title><description>The present invention provides a digital to analog converting system and a digital to analog converting method. The digital to analog converting system, which comprises: a first data converting circuit, for receiving a first digital data stream transmitted at a first clock frequency, for converting the first digital data stream to a plurality of second digital data streams transmitted at a second clock frequency, and for outputting the second digital data streams in parallel; a second data converting circuit, for receiving the second digital data streams from the first data converting circuit, and for converting the second digital data streams to a third digital data stream transmitted at a third clock frequency; and a first digital to analog converter, for converting the third digital data stream to a first output analog data stream. The second clock frequency is lower than the first clock frequency and the third clock frequency. According to the invention, a problem of data transmission with a high clock frequency can be avoided.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPB28XT3DHH0UQjxV3D0c_Txd1dw9vcLcw0K8fRzVwiODA5x9QVKuCjgVefrGuLh78LDwJqWmFOcyguluRkU3VxDnD10Uwvy41OLCxKTU_NSS-Kd_QwNTCwNzU2NDRyNiVEDAHxwLYs</recordid><startdate>20150916</startdate><enddate>20150916</enddate><creator>YENUAN HUANG</creator><creator>JEN TSAI</creator><creator>TZU-HAO YU</creator><creator>HUNG-PIN MA</creator><creator>SHENG-HAO CHEN</creator><creator>CHUN-HAO LIAO</creator><creator>MIN-HUA WU</creator><scope>EVB</scope></search><sort><creationdate>20150916</creationdate><title>DIGITAL TO ANALOG CONVERTING SYSTEM AND DIGITAL TO ANALOG CONVERTING METHOD</title><author>YENUAN HUANG ; JEN TSAI ; TZU-HAO YU ; HUNG-PIN MA ; SHENG-HAO CHEN ; CHUN-HAO LIAO ; MIN-HUA WU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN104917530A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>YENUAN HUANG</creatorcontrib><creatorcontrib>JEN TSAI</creatorcontrib><creatorcontrib>TZU-HAO YU</creatorcontrib><creatorcontrib>HUNG-PIN MA</creatorcontrib><creatorcontrib>SHENG-HAO CHEN</creatorcontrib><creatorcontrib>CHUN-HAO LIAO</creatorcontrib><creatorcontrib>MIN-HUA WU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YENUAN HUANG</au><au>JEN TSAI</au><au>TZU-HAO YU</au><au>HUNG-PIN MA</au><au>SHENG-HAO CHEN</au><au>CHUN-HAO LIAO</au><au>MIN-HUA WU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DIGITAL TO ANALOG CONVERTING SYSTEM AND DIGITAL TO ANALOG CONVERTING METHOD</title><date>2015-09-16</date><risdate>2015</risdate><abstract>The present invention provides a digital to analog converting system and a digital to analog converting method. The digital to analog converting system, which comprises: a first data converting circuit, for receiving a first digital data stream transmitted at a first clock frequency, for converting the first digital data stream to a plurality of second digital data streams transmitted at a second clock frequency, and for outputting the second digital data streams in parallel; a second data converting circuit, for receiving the second digital data streams from the first data converting circuit, and for converting the second digital data streams to a third digital data stream transmitted at a third clock frequency; and a first digital to analog converter, for converting the third digital data stream to a first output analog data stream. The second clock frequency is lower than the first clock frequency and the third clock frequency. According to the invention, a problem of data transmission with a high clock frequency can be avoided.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_CN104917530A |
source | esp@cenet |
subjects | BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRICITY |
title | DIGITAL TO ANALOG CONVERTING SYSTEM AND DIGITAL TO ANALOG CONVERTING METHOD |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T06%3A03%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YENUAN%20HUANG&rft.date=2015-09-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN104917530A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |