Receiving arrangement for a control device in a vehicle, and method for generating a synchronization pulse

The invention relates to a receiving arrangement (3) for a control device in a vehicle, comprising a voltage generator (30) for generating a synchronization pulse (Psync), said generator comprising a first voltage source (3.1), a current source (3.5), and a current sink (3.6). The voltage generator...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MOMENI MASSOUD, SIEMSS MATTHIAS
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The invention relates to a receiving arrangement (3) for a control device in a vehicle, comprising a voltage generator (30) for generating a synchronization pulse (Psync), said generator comprising a first voltage source (3.1), a current source (3.5), and a current sink (3.6). The voltage generator (30) generates the synchronization pulse (Psync) with a specified shape and a specified temporal behavior within predetermined specification limits (Vo, Vu). The receiving arrangement (3) outputs the synchronization pulse (Psync) in order to synchronize a subsequent signal transmission to at least one sensor (7) via a data bus (5). The voltage generator (30) generates the synchronization pulse (Psync) substantially as a sinusoidal oscillation via the current source (3.5) and the current sink (3.6) by charging and/or discharging a bus load. The invention also relates to a method for generating a synchronization pulse (Psync). According to the invention, the voltage generator (30) compares a voltage value at the end (12) of the synchronization pulse (Psync) with a corresponding voltage value of a supply voltage of a second voltage source (3.2) of the quiescent-current receiver circuit (3.3) and ascertains a voltage difference (Udifr), wherein the voltage generator (30) controls the current source (3.5) and the current sink (3.6) dependent on the ascertained voltage difference (Udifr) such that the ascertained voltage difference (Udifr) falls below a specified threshold.