Multi-output state hysteresis comparator
The invention provides a multi-output state hysteresis comparator comprising a hysteresis comparator, a plurality of window comparators, simulation switches at the same number as the window comparators, and a multivariable anti-phase adder; input ends of the hysteresis comparator and the window comp...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MA YIDE LI SHOULIANG ZHOU SHUANG DU JUAN ZHU JUANFENG LIU JIZHAO |
| description | The invention provides a multi-output state hysteresis comparator comprising a hysteresis comparator, a plurality of window comparators, simulation switches at the same number as the window comparators, and a multivariable anti-phase adder; input ends of the hysteresis comparator and the window comparators are respectively connected with an input voltage; output ends of the window comparators are respectively connected with input ends of the simulation switches; output ends of the simulation switches are respectively connected with an input end of the multivariable anti-phase adder; an output end of the hysteresis comparator is respectively connected with control ends of the simulation switches and the input end of the multivariable anti-phase adder; an output end of the multivariable anti-phase adder is connected with an output voltage. The single hysteresis comparator can generate a plurality of output states, and solves the disadvantages that a conventional single hysteresis comparator can only output two states; the multi-output state hysteresis comparator can be realized completely through existing circuit modules, is simple in circuit structure, and convenient in adjustment. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN104868888A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN104868888A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN104868888A3</originalsourceid><addsrcrecordid>eNrjZNDwLc0pydTNLy0pKC1RKC5JLElVyKgsLkktSi3OLFZIzs8tSCxKLMkv4mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hgYmFmYWQOBoTIwaAB_4KSo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multi-output state hysteresis comparator</title><source>esp@cenet</source><creator>MA YIDE ; LI SHOULIANG ; ZHOU SHUANG ; DU JUAN ; ZHU JUANFENG ; LIU JIZHAO</creator><creatorcontrib>MA YIDE ; LI SHOULIANG ; ZHOU SHUANG ; DU JUAN ; ZHU JUANFENG ; LIU JIZHAO</creatorcontrib><description>The invention provides a multi-output state hysteresis comparator comprising a hysteresis comparator, a plurality of window comparators, simulation switches at the same number as the window comparators, and a multivariable anti-phase adder; input ends of the hysteresis comparator and the window comparators are respectively connected with an input voltage; output ends of the window comparators are respectively connected with input ends of the simulation switches; output ends of the simulation switches are respectively connected with an input end of the multivariable anti-phase adder; an output end of the hysteresis comparator is respectively connected with control ends of the simulation switches and the input end of the multivariable anti-phase adder; an output end of the multivariable anti-phase adder is connected with an output voltage. The single hysteresis comparator can generate a plurality of output states, and solves the disadvantages that a conventional single hysteresis comparator can only output two states; the multi-output state hysteresis comparator can be realized completely through existing circuit modules, is simple in circuit structure, and convenient in adjustment.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150826&DB=EPODOC&CC=CN&NR=104868888A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150826&DB=EPODOC&CC=CN&NR=104868888A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MA YIDE</creatorcontrib><creatorcontrib>LI SHOULIANG</creatorcontrib><creatorcontrib>ZHOU SHUANG</creatorcontrib><creatorcontrib>DU JUAN</creatorcontrib><creatorcontrib>ZHU JUANFENG</creatorcontrib><creatorcontrib>LIU JIZHAO</creatorcontrib><title>Multi-output state hysteresis comparator</title><description>The invention provides a multi-output state hysteresis comparator comprising a hysteresis comparator, a plurality of window comparators, simulation switches at the same number as the window comparators, and a multivariable anti-phase adder; input ends of the hysteresis comparator and the window comparators are respectively connected with an input voltage; output ends of the window comparators are respectively connected with input ends of the simulation switches; output ends of the simulation switches are respectively connected with an input end of the multivariable anti-phase adder; an output end of the hysteresis comparator is respectively connected with control ends of the simulation switches and the input end of the multivariable anti-phase adder; an output end of the multivariable anti-phase adder is connected with an output voltage. The single hysteresis comparator can generate a plurality of output states, and solves the disadvantages that a conventional single hysteresis comparator can only output two states; the multi-output state hysteresis comparator can be realized completely through existing circuit modules, is simple in circuit structure, and convenient in adjustment.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDwLc0pydTNLy0pKC1RKC5JLElVyKgsLkktSi3OLFZIzs8tSCxKLMkv4mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hgYmFmYWQOBoTIwaAB_4KSo</recordid><startdate>20150826</startdate><enddate>20150826</enddate><creator>MA YIDE</creator><creator>LI SHOULIANG</creator><creator>ZHOU SHUANG</creator><creator>DU JUAN</creator><creator>ZHU JUANFENG</creator><creator>LIU JIZHAO</creator><scope>EVB</scope></search><sort><creationdate>20150826</creationdate><title>Multi-output state hysteresis comparator</title><author>MA YIDE ; LI SHOULIANG ; ZHOU SHUANG ; DU JUAN ; ZHU JUANFENG ; LIU JIZHAO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN104868888A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>MA YIDE</creatorcontrib><creatorcontrib>LI SHOULIANG</creatorcontrib><creatorcontrib>ZHOU SHUANG</creatorcontrib><creatorcontrib>DU JUAN</creatorcontrib><creatorcontrib>ZHU JUANFENG</creatorcontrib><creatorcontrib>LIU JIZHAO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MA YIDE</au><au>LI SHOULIANG</au><au>ZHOU SHUANG</au><au>DU JUAN</au><au>ZHU JUANFENG</au><au>LIU JIZHAO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multi-output state hysteresis comparator</title><date>2015-08-26</date><risdate>2015</risdate><abstract>The invention provides a multi-output state hysteresis comparator comprising a hysteresis comparator, a plurality of window comparators, simulation switches at the same number as the window comparators, and a multivariable anti-phase adder; input ends of the hysteresis comparator and the window comparators are respectively connected with an input voltage; output ends of the window comparators are respectively connected with input ends of the simulation switches; output ends of the simulation switches are respectively connected with an input end of the multivariable anti-phase adder; an output end of the hysteresis comparator is respectively connected with control ends of the simulation switches and the input end of the multivariable anti-phase adder; an output end of the multivariable anti-phase adder is connected with an output voltage. The single hysteresis comparator can generate a plurality of output states, and solves the disadvantages that a conventional single hysteresis comparator can only output two states; the multi-output state hysteresis comparator can be realized completely through existing circuit modules, is simple in circuit structure, and convenient in adjustment.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_CN104868888A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
| title | Multi-output state hysteresis comparator |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T21%3A58%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MA%20YIDE&rft.date=2015-08-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN104868888A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |