Forming method of transistor structure

The invention discloses a forming method of a transistor structure. The forming method comprises the following steps of providing a semiconductor substrate; forming an interfacial layer on the semiconductor substrate; forming a high-K gate dielectric layer on the interfacial layer; forming a cap lay...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: ZHOU ZUYUAN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ZHOU ZUYUAN
description The invention discloses a forming method of a transistor structure. The forming method comprises the following steps of providing a semiconductor substrate; forming an interfacial layer on the semiconductor substrate; forming a high-K gate dielectric layer on the interfacial layer; forming a cap layer on the high-K gate dielectric layer; forming a metal gate on the cap layer; after forming the cap layer, carrying out anaerobic densified treatment on the interfacial layer and the high-K gate dielectric layer. According to the forming method, the interfacial layer is firstly formed on the semiconductor substrate, the high-K gate dielectric layer is formed on the interfacial layer, the cap layer is formed on the high-K gate dielectric layer, and then the anaerobic densified treatment is carried out on the interfacial layer and the high-K gate dielectric layer, owing to formation of the cap layer, the cap layer can protect the high-K gate dielectric layer in an anaerobic densified treatment, so that oxidation of trace amounts of oxygen in the environment on the interfacial layer and the high-K gate dielectric layer can be prevented, and thus shift of threshold voltage of a transistor device which is subsequently formed, and the performance of the transistor is improved.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN104681435A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN104681435A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN104681435A3</originalsourceid><addsrcrecordid>eNrjZFBzyy_KzcxLV8hNLcnIT1HIT1MoKUrMK84sLskvUiguKSpNLiktSuVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYGJmYWhibGpo7GxKgBAJpvJ_8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Forming method of transistor structure</title><source>esp@cenet</source><creator>ZHOU ZUYUAN</creator><creatorcontrib>ZHOU ZUYUAN</creatorcontrib><description>The invention discloses a forming method of a transistor structure. The forming method comprises the following steps of providing a semiconductor substrate; forming an interfacial layer on the semiconductor substrate; forming a high-K gate dielectric layer on the interfacial layer; forming a cap layer on the high-K gate dielectric layer; forming a metal gate on the cap layer; after forming the cap layer, carrying out anaerobic densified treatment on the interfacial layer and the high-K gate dielectric layer. According to the forming method, the interfacial layer is firstly formed on the semiconductor substrate, the high-K gate dielectric layer is formed on the interfacial layer, the cap layer is formed on the high-K gate dielectric layer, and then the anaerobic densified treatment is carried out on the interfacial layer and the high-K gate dielectric layer, owing to formation of the cap layer, the cap layer can protect the high-K gate dielectric layer in an anaerobic densified treatment, so that oxidation of trace amounts of oxygen in the environment on the interfacial layer and the high-K gate dielectric layer can be prevented, and thus shift of threshold voltage of a transistor device which is subsequently formed, and the performance of the transistor is improved.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150603&amp;DB=EPODOC&amp;CC=CN&amp;NR=104681435A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150603&amp;DB=EPODOC&amp;CC=CN&amp;NR=104681435A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHOU ZUYUAN</creatorcontrib><title>Forming method of transistor structure</title><description>The invention discloses a forming method of a transistor structure. The forming method comprises the following steps of providing a semiconductor substrate; forming an interfacial layer on the semiconductor substrate; forming a high-K gate dielectric layer on the interfacial layer; forming a cap layer on the high-K gate dielectric layer; forming a metal gate on the cap layer; after forming the cap layer, carrying out anaerobic densified treatment on the interfacial layer and the high-K gate dielectric layer. According to the forming method, the interfacial layer is firstly formed on the semiconductor substrate, the high-K gate dielectric layer is formed on the interfacial layer, the cap layer is formed on the high-K gate dielectric layer, and then the anaerobic densified treatment is carried out on the interfacial layer and the high-K gate dielectric layer, owing to formation of the cap layer, the cap layer can protect the high-K gate dielectric layer in an anaerobic densified treatment, so that oxidation of trace amounts of oxygen in the environment on the interfacial layer and the high-K gate dielectric layer can be prevented, and thus shift of threshold voltage of a transistor device which is subsequently formed, and the performance of the transistor is improved.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBzyy_KzcxLV8hNLcnIT1HIT1MoKUrMK84sLskvUiguKSpNLiktSuVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYGJmYWhibGpo7GxKgBAJpvJ_8</recordid><startdate>20150603</startdate><enddate>20150603</enddate><creator>ZHOU ZUYUAN</creator><scope>EVB</scope></search><sort><creationdate>20150603</creationdate><title>Forming method of transistor structure</title><author>ZHOU ZUYUAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN104681435A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHOU ZUYUAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHOU ZUYUAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Forming method of transistor structure</title><date>2015-06-03</date><risdate>2015</risdate><abstract>The invention discloses a forming method of a transistor structure. The forming method comprises the following steps of providing a semiconductor substrate; forming an interfacial layer on the semiconductor substrate; forming a high-K gate dielectric layer on the interfacial layer; forming a cap layer on the high-K gate dielectric layer; forming a metal gate on the cap layer; after forming the cap layer, carrying out anaerobic densified treatment on the interfacial layer and the high-K gate dielectric layer. According to the forming method, the interfacial layer is firstly formed on the semiconductor substrate, the high-K gate dielectric layer is formed on the interfacial layer, the cap layer is formed on the high-K gate dielectric layer, and then the anaerobic densified treatment is carried out on the interfacial layer and the high-K gate dielectric layer, owing to formation of the cap layer, the cap layer can protect the high-K gate dielectric layer in an anaerobic densified treatment, so that oxidation of trace amounts of oxygen in the environment on the interfacial layer and the high-K gate dielectric layer can be prevented, and thus shift of threshold voltage of a transistor device which is subsequently formed, and the performance of the transistor is improved.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_CN104681435A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Forming method of transistor structure
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T16%3A45%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHOU%20ZUYUAN&rft.date=2015-06-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN104681435A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true