Forming method for semiconductor device and grid electrode

The invention provides a forming method for a semiconductor device and a grid electrode. In the forming method of the semiconductor device, photoresist layers are subjected to patterning for forming photoresist patterns, the photoresist patterns are subjected to softening procesing process, and the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SUI YUNQI, MENG XIAOYING
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SUI YUNQI
MENG XIAOYING
description The invention provides a forming method for a semiconductor device and a grid electrode. In the forming method of the semiconductor device, photoresist layers are subjected to patterning for forming photoresist patterns, the photoresist patterns are subjected to softening procesing process, and the surface roughness of the photoresist patterns is reduced; then, ion gas such as Ar is adopted for processing the photoresist patterns, and the stacking formed at the bottom of the side wall of the photoresist due to partial photoresist during the photoresist pattern side wall sliding in the softening processing process is avoided; then, the photoresist patterns are subjected to curing processing, the photoresist pattern structure is enhanced, in addition, a decoration layer is formed on the surface of the photoresist pattern for further improving the surface smoothness of the photoresist patterns, the photoresist pattern structure is optimized, the precision of the photoresist pattern and the precision of the hard mask patterns obtained by using the photoresist patterns as the masks for etching the mask layer in the subsequent process are ensured, and the structure precision of the semiconductor device formed by using the hard mask patterns as the masks for etching the materials to be etched in the subsequent process is improved.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN104681416A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN104681416A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN104681416A3</originalsourceid><addsrcrecordid>eNrjZLByyy_KzcxLV8hNLcnIT1FIyy9SKE7NzUzOz0spTS4B8lJSyzKTUxUS81IU0osyUxRSc1KTS4ryU1J5GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakm8s5-hgYmZhaGJoZmjMTFqAICiLxg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Forming method for semiconductor device and grid electrode</title><source>esp@cenet</source><creator>SUI YUNQI ; MENG XIAOYING</creator><creatorcontrib>SUI YUNQI ; MENG XIAOYING</creatorcontrib><description>The invention provides a forming method for a semiconductor device and a grid electrode. In the forming method of the semiconductor device, photoresist layers are subjected to patterning for forming photoresist patterns, the photoresist patterns are subjected to softening procesing process, and the surface roughness of the photoresist patterns is reduced; then, ion gas such as Ar is adopted for processing the photoresist patterns, and the stacking formed at the bottom of the side wall of the photoresist due to partial photoresist during the photoresist pattern side wall sliding in the softening processing process is avoided; then, the photoresist patterns are subjected to curing processing, the photoresist pattern structure is enhanced, in addition, a decoration layer is formed on the surface of the photoresist pattern for further improving the surface smoothness of the photoresist patterns, the photoresist pattern structure is optimized, the precision of the photoresist pattern and the precision of the hard mask patterns obtained by using the photoresist patterns as the masks for etching the mask layer in the subsequent process are ensured, and the structure precision of the semiconductor device formed by using the hard mask patterns as the masks for etching the materials to be etched in the subsequent process is improved.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150603&amp;DB=EPODOC&amp;CC=CN&amp;NR=104681416A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150603&amp;DB=EPODOC&amp;CC=CN&amp;NR=104681416A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUI YUNQI</creatorcontrib><creatorcontrib>MENG XIAOYING</creatorcontrib><title>Forming method for semiconductor device and grid electrode</title><description>The invention provides a forming method for a semiconductor device and a grid electrode. In the forming method of the semiconductor device, photoresist layers are subjected to patterning for forming photoresist patterns, the photoresist patterns are subjected to softening procesing process, and the surface roughness of the photoresist patterns is reduced; then, ion gas such as Ar is adopted for processing the photoresist patterns, and the stacking formed at the bottom of the side wall of the photoresist due to partial photoresist during the photoresist pattern side wall sliding in the softening processing process is avoided; then, the photoresist patterns are subjected to curing processing, the photoresist pattern structure is enhanced, in addition, a decoration layer is formed on the surface of the photoresist pattern for further improving the surface smoothness of the photoresist patterns, the photoresist pattern structure is optimized, the precision of the photoresist pattern and the precision of the hard mask patterns obtained by using the photoresist patterns as the masks for etching the mask layer in the subsequent process are ensured, and the structure precision of the semiconductor device formed by using the hard mask patterns as the masks for etching the materials to be etched in the subsequent process is improved.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLByyy_KzcxLV8hNLcnIT1FIyy9SKE7NzUzOz0spTS4B8lJSyzKTUxUS81IU0osyUxRSc1KTS4ryU1J5GFjTEnOKU3mhNDeDoptriLOHbmpBfnxqcUFicmpeakm8s5-hgYmZhaGJoZmjMTFqAICiLxg</recordid><startdate>20150603</startdate><enddate>20150603</enddate><creator>SUI YUNQI</creator><creator>MENG XIAOYING</creator><scope>EVB</scope></search><sort><creationdate>20150603</creationdate><title>Forming method for semiconductor device and grid electrode</title><author>SUI YUNQI ; MENG XIAOYING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN104681416A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SUI YUNQI</creatorcontrib><creatorcontrib>MENG XIAOYING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUI YUNQI</au><au>MENG XIAOYING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Forming method for semiconductor device and grid electrode</title><date>2015-06-03</date><risdate>2015</risdate><abstract>The invention provides a forming method for a semiconductor device and a grid electrode. In the forming method of the semiconductor device, photoresist layers are subjected to patterning for forming photoresist patterns, the photoresist patterns are subjected to softening procesing process, and the surface roughness of the photoresist patterns is reduced; then, ion gas such as Ar is adopted for processing the photoresist patterns, and the stacking formed at the bottom of the side wall of the photoresist due to partial photoresist during the photoresist pattern side wall sliding in the softening processing process is avoided; then, the photoresist patterns are subjected to curing processing, the photoresist pattern structure is enhanced, in addition, a decoration layer is formed on the surface of the photoresist pattern for further improving the surface smoothness of the photoresist patterns, the photoresist pattern structure is optimized, the precision of the photoresist pattern and the precision of the hard mask patterns obtained by using the photoresist patterns as the masks for etching the mask layer in the subsequent process are ensured, and the structure precision of the semiconductor device formed by using the hard mask patterns as the masks for etching the materials to be etched in the subsequent process is improved.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_CN104681416A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Forming method for semiconductor device and grid electrode
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T02%3A17%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUI%20YUNQI&rft.date=2015-06-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN104681416A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true