System and method for detecting memory faults

The invention discloses a system for detecting memory faults. The system is applied to detecting a double-data rate synchronous dynamic random memory (DDR); the system comprises a printed circuit board (PCB), a detection socket, a development test board and a detection module, wherein the PCB is con...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YANG HUI, FENG YINGQIAO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YANG HUI
FENG YINGQIAO
description The invention discloses a system for detecting memory faults. The system is applied to detecting a double-data rate synchronous dynamic random memory (DDR); the system comprises a printed circuit board (PCB), a detection socket, a development test board and a detection module, wherein the PCB is connected to the development test board; the detection socket is connected to the PCB; the DDR is arranged on the detection socket; the detection module is connected with the development test board and used for detecting the DDR. According to the system for detecting the memory faults, the detection socket is adopted and the DDR can be welded on the socket and then is detected, and therefore, the traditional way of directly welding on the test board is avoided, the limitation that both CPU and DDR are packaged in a BGA can be broken through; besides, due to the adopted detection socket, the utilization rate of detection hardware can be increased and the cost of detecting the DDR is greatly reduced.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN104572385A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN104572385A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN104572385A3</originalsourceid><addsrcrecordid>eNrjZNANriwuSc1VSMxLUchNLcnIT1FIyy9SSEktSU0uycxLBwrm5hdVKqQlluaUFPMwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUknhnP0MDE1NzI2MLU0djYtQAAMd6Kjk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for detecting memory faults</title><source>esp@cenet</source><creator>YANG HUI ; FENG YINGQIAO</creator><creatorcontrib>YANG HUI ; FENG YINGQIAO</creatorcontrib><description>The invention discloses a system for detecting memory faults. The system is applied to detecting a double-data rate synchronous dynamic random memory (DDR); the system comprises a printed circuit board (PCB), a detection socket, a development test board and a detection module, wherein the PCB is connected to the development test board; the detection socket is connected to the PCB; the DDR is arranged on the detection socket; the detection module is connected with the development test board and used for detecting the DDR. According to the system for detecting the memory faults, the detection socket is adopted and the DDR can be welded on the socket and then is detected, and therefore, the traditional way of directly welding on the test board is avoided, the limitation that both CPU and DDR are packaged in a BGA can be broken through; besides, due to the adopted detection socket, the utilization rate of detection hardware can be increased and the cost of detecting the DDR is greatly reduced.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150429&amp;DB=EPODOC&amp;CC=CN&amp;NR=104572385A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150429&amp;DB=EPODOC&amp;CC=CN&amp;NR=104572385A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YANG HUI</creatorcontrib><creatorcontrib>FENG YINGQIAO</creatorcontrib><title>System and method for detecting memory faults</title><description>The invention discloses a system for detecting memory faults. The system is applied to detecting a double-data rate synchronous dynamic random memory (DDR); the system comprises a printed circuit board (PCB), a detection socket, a development test board and a detection module, wherein the PCB is connected to the development test board; the detection socket is connected to the PCB; the DDR is arranged on the detection socket; the detection module is connected with the development test board and used for detecting the DDR. According to the system for detecting the memory faults, the detection socket is adopted and the DDR can be welded on the socket and then is detected, and therefore, the traditional way of directly welding on the test board is avoided, the limitation that both CPU and DDR are packaged in a BGA can be broken through; besides, due to the adopted detection socket, the utilization rate of detection hardware can be increased and the cost of detecting the DDR is greatly reduced.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNANriwuSc1VSMxLUchNLcnIT1FIyy9SSEktSU0uycxLBwrm5hdVKqQlluaUFPMwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUknhnP0MDE1NzI2MLU0djYtQAAMd6Kjk</recordid><startdate>20150429</startdate><enddate>20150429</enddate><creator>YANG HUI</creator><creator>FENG YINGQIAO</creator><scope>EVB</scope></search><sort><creationdate>20150429</creationdate><title>System and method for detecting memory faults</title><author>YANG HUI ; FENG YINGQIAO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN104572385A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>YANG HUI</creatorcontrib><creatorcontrib>FENG YINGQIAO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YANG HUI</au><au>FENG YINGQIAO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for detecting memory faults</title><date>2015-04-29</date><risdate>2015</risdate><abstract>The invention discloses a system for detecting memory faults. The system is applied to detecting a double-data rate synchronous dynamic random memory (DDR); the system comprises a printed circuit board (PCB), a detection socket, a development test board and a detection module, wherein the PCB is connected to the development test board; the detection socket is connected to the PCB; the DDR is arranged on the detection socket; the detection module is connected with the development test board and used for detecting the DDR. According to the system for detecting the memory faults, the detection socket is adopted and the DDR can be welded on the socket and then is detected, and therefore, the traditional way of directly welding on the test board is avoided, the limitation that both CPU and DDR are packaged in a BGA can be broken through; besides, due to the adopted detection socket, the utilization rate of detection hardware can be increased and the cost of detecting the DDR is greatly reduced.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_CN104572385A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title System and method for detecting memory faults
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T16%3A31%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YANG%20HUI&rft.date=2015-04-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN104572385A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true