Method and system for determining overlap process windows in semiconductors by inspection techniques
The invention discloses a method and system for determining overlap process windows in semiconductors by inspection techniques. The formation of overlap areas in sophisticated semiconductor devices is a critical aspect which may not be efficiently evaluated on the basis of conventional measurement a...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | BAUCH LOTHAR |
| description | The invention discloses a method and system for determining overlap process windows in semiconductors by inspection techniques. The formation of overlap areas in sophisticated semiconductor devices is a critical aspect which may not be efficiently evaluated on the basis of conventional measurement and design strategies. For this reason, the present disclosure provides measurement techniques and systems in which overlying device patterns are transformed into the same material layer, thereby forming a combined pattern which is accessible by well-established defect inspection techniques. Upon geometrically modulating some of these combined patterns, a systematic evaluation of overlap process windows may be accomplished. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN103681400A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN103681400A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN103681400A3</originalsourceid><addsrcrecordid>eNqNyjEKwkAQRuE0FqLeYTyAkBAR2xAUG63sw7r7xywkM-vOxpDba-EBrB58vGXmrkidODLsSGdNGKiVSA4JcfDs-UnyRuxNoBDFQpUmz04mJc-kGLwVdqNNEpUe8xc1wCYvTAm2Y_8aoets0Zpesfl1lW3Pp3t92SFIAw3GgpGa-lbk5eFY7PO8Kv95PmjcP-s</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for determining overlap process windows in semiconductors by inspection techniques</title><source>esp@cenet</source><creator>BAUCH LOTHAR</creator><creatorcontrib>BAUCH LOTHAR</creatorcontrib><description>The invention discloses a method and system for determining overlap process windows in semiconductors by inspection techniques. The formation of overlap areas in sophisticated semiconductor devices is a critical aspect which may not be efficiently evaluated on the basis of conventional measurement and design strategies. For this reason, the present disclosure provides measurement techniques and systems in which overlying device patterns are transformed into the same material layer, thereby forming a combined pattern which is accessible by well-established defect inspection techniques. Upon geometrically modulating some of these combined patterns, a systematic evaluation of overlap process windows may be accomplished.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140326&DB=EPODOC&CC=CN&NR=103681400A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140326&DB=EPODOC&CC=CN&NR=103681400A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BAUCH LOTHAR</creatorcontrib><title>Method and system for determining overlap process windows in semiconductors by inspection techniques</title><description>The invention discloses a method and system for determining overlap process windows in semiconductors by inspection techniques. The formation of overlap areas in sophisticated semiconductor devices is a critical aspect which may not be efficiently evaluated on the basis of conventional measurement and design strategies. For this reason, the present disclosure provides measurement techniques and systems in which overlying device patterns are transformed into the same material layer, thereby forming a combined pattern which is accessible by well-established defect inspection techniques. Upon geometrically modulating some of these combined patterns, a systematic evaluation of overlap process windows may be accomplished.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEKwkAQRuE0FqLeYTyAkBAR2xAUG63sw7r7xywkM-vOxpDba-EBrB58vGXmrkidODLsSGdNGKiVSA4JcfDs-UnyRuxNoBDFQpUmz04mJc-kGLwVdqNNEpUe8xc1wCYvTAm2Y_8aoets0Zpesfl1lW3Pp3t92SFIAw3GgpGa-lbk5eFY7PO8Kv95PmjcP-s</recordid><startdate>20140326</startdate><enddate>20140326</enddate><creator>BAUCH LOTHAR</creator><scope>EVB</scope></search><sort><creationdate>20140326</creationdate><title>Method and system for determining overlap process windows in semiconductors by inspection techniques</title><author>BAUCH LOTHAR</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN103681400A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>BAUCH LOTHAR</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BAUCH LOTHAR</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for determining overlap process windows in semiconductors by inspection techniques</title><date>2014-03-26</date><risdate>2014</risdate><abstract>The invention discloses a method and system for determining overlap process windows in semiconductors by inspection techniques. The formation of overlap areas in sophisticated semiconductor devices is a critical aspect which may not be efficiently evaluated on the basis of conventional measurement and design strategies. For this reason, the present disclosure provides measurement techniques and systems in which overlying device patterns are transformed into the same material layer, thereby forming a combined pattern which is accessible by well-established defect inspection techniques. Upon geometrically modulating some of these combined patterns, a systematic evaluation of overlap process windows may be accomplished.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN103681400A |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Method and system for determining overlap process windows in semiconductors by inspection techniques |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-16T10%3A38%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BAUCH%20LOTHAR&rft.date=2014-03-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN103681400A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |