Positioner
A variable impedance circuit is provided as an active load between an input line L1 and an output line L2. This circuit has low impedance with respect to a DC electric current signal and has high impedance with respect to an AC electric current signal, structured from a series circuit of resistors R...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | NAGOYA HIROAKI MAEHANA YOSHIO OKUDA KOUJI |
| description | A variable impedance circuit is provided as an active load between an input line L1 and an output line L2. This circuit has low impedance with respect to a DC electric current signal and has high impedance with respect to an AC electric current signal, structured from a series circuit of resistors R1, R2, and R3 connected between lines L1 and L2; a transistor Q1 having the collector connected to the line L1 and the base connected between the resistors R2 and R3; a resistor R4 connected between the emitter of the transistor Q1 and the line L2; a capacitor C1 with one end connected between the resistors R2 and R3; a resistor R5 connected between the other end of the capacitor C1 and the line L2; a capacitor C2 having one end connected between the resistors R1 and R2; and a resistor R6 connected between the other end of the capacitor C2 and the line L2. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN103047465A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN103047465A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN103047465A3</originalsourceid><addsrcrecordid>eNrjZOAKyC_OLMnMz0st4mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hgbGBibmJmamjsbEqAEAz_wdGQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Positioner</title><source>esp@cenet</source><creator>NAGOYA HIROAKI ; MAEHANA YOSHIO ; OKUDA KOUJI</creator><creatorcontrib>NAGOYA HIROAKI ; MAEHANA YOSHIO ; OKUDA KOUJI</creatorcontrib><description>A variable impedance circuit is provided as an active load between an input line L1 and an output line L2. This circuit has low impedance with respect to a DC electric current signal and has high impedance with respect to an AC electric current signal, structured from a series circuit of resistors R1, R2, and R3 connected between lines L1 and L2; a transistor Q1 having the collector connected to the line L1 and the base connected between the resistors R2 and R3; a resistor R4 connected between the emitter of the transistor Q1 and the line L2; a capacitor C1 with one end connected between the resistors R2 and R3; a resistor R5 connected between the other end of the capacitor C1 and the line L2; a capacitor C2 having one end connected between the resistors R1 and R2; and a resistor R6 connected between the other end of the capacitor C2 and the line L2.</description><language>chi ; eng</language><subject>ACTUATING-FLOATS ; BLASTING ; COCKS ; DEVICES FOR VENTING OR AERATING ; ENGINEERING ELEMENTS AND UNITS ; GENERAL MEASURES FOR PRODUCING AND MAINTAINING EFFECTIVEFUNCTIONING OF MACHINES OR INSTALLATIONS ; HEATING ; LIGHTING ; MECHANICAL ENGINEERING ; TAPS ; THERMAL INSULATION IN GENERAL ; VALVES ; WEAPONS</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130417&DB=EPODOC&CC=CN&NR=103047465A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130417&DB=EPODOC&CC=CN&NR=103047465A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAGOYA HIROAKI</creatorcontrib><creatorcontrib>MAEHANA YOSHIO</creatorcontrib><creatorcontrib>OKUDA KOUJI</creatorcontrib><title>Positioner</title><description>A variable impedance circuit is provided as an active load between an input line L1 and an output line L2. This circuit has low impedance with respect to a DC electric current signal and has high impedance with respect to an AC electric current signal, structured from a series circuit of resistors R1, R2, and R3 connected between lines L1 and L2; a transistor Q1 having the collector connected to the line L1 and the base connected between the resistors R2 and R3; a resistor R4 connected between the emitter of the transistor Q1 and the line L2; a capacitor C1 with one end connected between the resistors R2 and R3; a resistor R5 connected between the other end of the capacitor C1 and the line L2; a capacitor C2 having one end connected between the resistors R1 and R2; and a resistor R6 connected between the other end of the capacitor C2 and the line L2.</description><subject>ACTUATING-FLOATS</subject><subject>BLASTING</subject><subject>COCKS</subject><subject>DEVICES FOR VENTING OR AERATING</subject><subject>ENGINEERING ELEMENTS AND UNITS</subject><subject>GENERAL MEASURES FOR PRODUCING AND MAINTAINING EFFECTIVEFUNCTIONING OF MACHINES OR INSTALLATIONS</subject><subject>HEATING</subject><subject>LIGHTING</subject><subject>MECHANICAL ENGINEERING</subject><subject>TAPS</subject><subject>THERMAL INSULATION IN GENERAL</subject><subject>VALVES</subject><subject>WEAPONS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOAKyC_OLMnMz0st4mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hgbGBibmJmamjsbEqAEAz_wdGQ</recordid><startdate>20130417</startdate><enddate>20130417</enddate><creator>NAGOYA HIROAKI</creator><creator>MAEHANA YOSHIO</creator><creator>OKUDA KOUJI</creator><scope>EVB</scope></search><sort><creationdate>20130417</creationdate><title>Positioner</title><author>NAGOYA HIROAKI ; MAEHANA YOSHIO ; OKUDA KOUJI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN103047465A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2013</creationdate><topic>ACTUATING-FLOATS</topic><topic>BLASTING</topic><topic>COCKS</topic><topic>DEVICES FOR VENTING OR AERATING</topic><topic>ENGINEERING ELEMENTS AND UNITS</topic><topic>GENERAL MEASURES FOR PRODUCING AND MAINTAINING EFFECTIVEFUNCTIONING OF MACHINES OR INSTALLATIONS</topic><topic>HEATING</topic><topic>LIGHTING</topic><topic>MECHANICAL ENGINEERING</topic><topic>TAPS</topic><topic>THERMAL INSULATION IN GENERAL</topic><topic>VALVES</topic><topic>WEAPONS</topic><toplevel>online_resources</toplevel><creatorcontrib>NAGOYA HIROAKI</creatorcontrib><creatorcontrib>MAEHANA YOSHIO</creatorcontrib><creatorcontrib>OKUDA KOUJI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAGOYA HIROAKI</au><au>MAEHANA YOSHIO</au><au>OKUDA KOUJI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Positioner</title><date>2013-04-17</date><risdate>2013</risdate><abstract>A variable impedance circuit is provided as an active load between an input line L1 and an output line L2. This circuit has low impedance with respect to a DC electric current signal and has high impedance with respect to an AC electric current signal, structured from a series circuit of resistors R1, R2, and R3 connected between lines L1 and L2; a transistor Q1 having the collector connected to the line L1 and the base connected between the resistors R2 and R3; a resistor R4 connected between the emitter of the transistor Q1 and the line L2; a capacitor C1 with one end connected between the resistors R2 and R3; a resistor R5 connected between the other end of the capacitor C1 and the line L2; a capacitor C2 having one end connected between the resistors R1 and R2; and a resistor R6 connected between the other end of the capacitor C2 and the line L2.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN103047465A |
| source | esp@cenet |
| subjects | ACTUATING-FLOATS BLASTING COCKS DEVICES FOR VENTING OR AERATING ENGINEERING ELEMENTS AND UNITS GENERAL MEASURES FOR PRODUCING AND MAINTAINING EFFECTIVEFUNCTIONING OF MACHINES OR INSTALLATIONS HEATING LIGHTING MECHANICAL ENGINEERING TAPS THERMAL INSULATION IN GENERAL VALVES WEAPONS |
| title | Positioner |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T21%3A32%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAGOYA%20HIROAKI&rft.date=2013-04-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN103047465A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |