Device and method for automatically resetting FPGA (field programmable gate array)

The invention provides a device for automatically resetting an FPGA (field programmable gate array), comprising a signal collector and a first signal generator. When file configuration is finished by FPGA, a load success signal is sent to a memory to stop the work of the memory, and at the moment, t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: FU RUYUAN
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!