Circuit board with offset via
Various circuit boards and methods of manufacturing the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first interconnect layer of a circuit board. The first interconnect layer includes first and second conductor structures in spaced apart relation,...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LEUNG ANDREW KW |
description | Various circuit boards and methods of manufacturing the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first interconnect layer of a circuit board. The first interconnect layer includes first and second conductor structures in spaced apart relation, a first via in ohmic contact with the first conductor structure and a second via in ohmic contact with the second conductor structure. A second interconnect layer is formed on the first interconnect layer. The second interconnect layer includes third and fourth conductor structures in spaced apart relation and offset laterally from the first and second conductor structures, a third via in ohmic contact with the third conductor structure and a fourth via in ohmic contact with the fourth conductor structure. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN102687604A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN102687604A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN102687604A3</originalsourceid><addsrcrecordid>eNrjZJB1zixKLs0sUUjKTyxKUSjPLMlQyE9LK04tUSjLTORhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYGRmYW5mYGJo7GxKgBALUCI-Y</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Circuit board with offset via</title><source>esp@cenet</source><creator>LEUNG ANDREW KW</creator><creatorcontrib>LEUNG ANDREW KW</creatorcontrib><description>Various circuit boards and methods of manufacturing the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first interconnect layer of a circuit board. The first interconnect layer includes first and second conductor structures in spaced apart relation, a first via in ohmic contact with the first conductor structure and a second via in ohmic contact with the second conductor structure. A second interconnect layer is formed on the first interconnect layer. The second interconnect layer includes third and fourth conductor structures in spaced apart relation and offset laterally from the first and second conductor structures, a third via in ohmic contact with the third conductor structure and a fourth via in ohmic contact with the fourth conductor structure.</description><language>chi ; eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120919&DB=EPODOC&CC=CN&NR=102687604A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120919&DB=EPODOC&CC=CN&NR=102687604A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEUNG ANDREW KW</creatorcontrib><title>Circuit board with offset via</title><description>Various circuit boards and methods of manufacturing the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first interconnect layer of a circuit board. The first interconnect layer includes first and second conductor structures in spaced apart relation, a first via in ohmic contact with the first conductor structure and a second via in ohmic contact with the second conductor structure. A second interconnect layer is formed on the first interconnect layer. The second interconnect layer includes third and fourth conductor structures in spaced apart relation and offset laterally from the first and second conductor structures, a third via in ohmic contact with the third conductor structure and a fourth via in ohmic contact with the fourth conductor structure.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJB1zixKLs0sUUjKTyxKUSjPLMlQyE9LK04tUSjLTORhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYGRmYW5mYGJo7GxKgBALUCI-Y</recordid><startdate>20120919</startdate><enddate>20120919</enddate><creator>LEUNG ANDREW KW</creator><scope>EVB</scope></search><sort><creationdate>20120919</creationdate><title>Circuit board with offset via</title><author>LEUNG ANDREW KW</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN102687604A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2012</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>LEUNG ANDREW KW</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEUNG ANDREW KW</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Circuit board with offset via</title><date>2012-09-19</date><risdate>2012</risdate><abstract>Various circuit boards and methods of manufacturing the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first interconnect layer of a circuit board. The first interconnect layer includes first and second conductor structures in spaced apart relation, a first via in ohmic contact with the first conductor structure and a second via in ohmic contact with the second conductor structure. A second interconnect layer is formed on the first interconnect layer. The second interconnect layer includes third and fourth conductor structures in spaced apart relation and offset laterally from the first and second conductor structures, a third via in ohmic contact with the third conductor structure and a fourth via in ohmic contact with the fourth conductor structure.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN102687604A |
source | esp@cenet |
subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
title | Circuit board with offset via |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T03%3A29%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEUNG%20ANDREW%20KW&rft.date=2012-09-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN102687604A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |