Manufacturing method and process adjusting method for laminated wafer
The invention relates to a manufacturing method and a process adjusting method for a laminated wafer. The manufacturing method mainly comprises the following steps of: coating a first conducting layer on a surface of a support plate; coating an insulating layer on the surface of the support plate ti...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | HUANG QIJI |
description | The invention relates to a manufacturing method and a process adjusting method for a laminated wafer. The manufacturing method mainly comprises the following steps of: coating a first conducting layer on a surface of a support plate; coating an insulating layer on the surface of the support plate till the insulating layer is covered on the first conducting layer; hitting the insulating layer with electron beams till a plurality of holes for exposing the first conducting layer are formed on the insulating layer; and coating a second conducting layer on a surface of the insulating layer and connecting the second conducting layer with the first conducting layer through the holes. By adopting the manufacturing method, electron beams at a hitting position can be controlled with a program, the contraposition trouble and procedure are eliminated, and the accuracy of a finished product can be further enhanced; and moreover, the manufacturing method is further applied to a process adjusting method, so that the aims of |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN102254794A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN102254794A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN102254794A3</originalsourceid><addsrcrecordid>eNrjZHD1TcwrTUtMLiktysxLV8hNLcnIT1FIzEtRKCjKT04tLlZITMkqLS5BkkzLL1LISczNzEssSU1RKE9MSy3iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GBkZGpibmliaOxsSoAQAjcjOM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Manufacturing method and process adjusting method for laminated wafer</title><source>esp@cenet</source><creator>HUANG QIJI</creator><creatorcontrib>HUANG QIJI</creatorcontrib><description>The invention relates to a manufacturing method and a process adjusting method for a laminated wafer. The manufacturing method mainly comprises the following steps of: coating a first conducting layer on a surface of a support plate; coating an insulating layer on the surface of the support plate till the insulating layer is covered on the first conducting layer; hitting the insulating layer with electron beams till a plurality of holes for exposing the first conducting layer are formed on the insulating layer; and coating a second conducting layer on a surface of the insulating layer and connecting the second conducting layer with the first conducting layer through the holes. By adopting the manufacturing method, electron beams at a hitting position can be controlled with a program, the contraposition trouble and procedure are eliminated, and the accuracy of a finished product can be further enhanced; and moreover, the manufacturing method is further applied to a process adjusting method, so that the aims of</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; CAPACITORS ; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111123&DB=EPODOC&CC=CN&NR=102254794A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111123&DB=EPODOC&CC=CN&NR=102254794A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HUANG QIJI</creatorcontrib><title>Manufacturing method and process adjusting method for laminated wafer</title><description>The invention relates to a manufacturing method and a process adjusting method for a laminated wafer. The manufacturing method mainly comprises the following steps of: coating a first conducting layer on a surface of a support plate; coating an insulating layer on the surface of the support plate till the insulating layer is covered on the first conducting layer; hitting the insulating layer with electron beams till a plurality of holes for exposing the first conducting layer are formed on the insulating layer; and coating a second conducting layer on a surface of the insulating layer and connecting the second conducting layer with the first conducting layer through the holes. By adopting the manufacturing method, electron beams at a hitting position can be controlled with a program, the contraposition trouble and procedure are eliminated, and the accuracy of a finished product can be further enhanced; and moreover, the manufacturing method is further applied to a process adjusting method, so that the aims of</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CAPACITORS</subject><subject>CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD1TcwrTUtMLiktysxLV8hNLcnIT1FIzEtRKCjKT04tLlZITMkqLS5BkkzLL1LISczNzEssSU1RKE9MSy3iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GBkZGpibmliaOxsSoAQAjcjOM</recordid><startdate>20111123</startdate><enddate>20111123</enddate><creator>HUANG QIJI</creator><scope>EVB</scope></search><sort><creationdate>20111123</creationdate><title>Manufacturing method and process adjusting method for laminated wafer</title><author>HUANG QIJI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN102254794A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2011</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CAPACITORS</topic><topic>CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HUANG QIJI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HUANG QIJI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Manufacturing method and process adjusting method for laminated wafer</title><date>2011-11-23</date><risdate>2011</risdate><abstract>The invention relates to a manufacturing method and a process adjusting method for a laminated wafer. The manufacturing method mainly comprises the following steps of: coating a first conducting layer on a surface of a support plate; coating an insulating layer on the surface of the support plate till the insulating layer is covered on the first conducting layer; hitting the insulating layer with electron beams till a plurality of holes for exposing the first conducting layer are formed on the insulating layer; and coating a second conducting layer on a surface of the insulating layer and connecting the second conducting layer with the first conducting layer through the holes. By adopting the manufacturing method, electron beams at a hitting position can be controlled with a program, the contraposition trouble and procedure are eliminated, and the accuracy of a finished product can be further enhanced; and moreover, the manufacturing method is further applied to a process adjusting method, so that the aims of</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN102254794A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS CAPACITORS CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Manufacturing method and process adjusting method for laminated wafer |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T17%3A37%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HUANG%20QIJI&rft.date=2011-11-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN102254794A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |