Electronic device package and fabricating method thereof

Electronic device package and fabricating method thereof

An electronic device package is disclosed. The package includes at least one semiconductor chip having a first surface and a second surface opposite thereto, in which at least one redistribution layer is disposed on the first surface of the semiconductor chip and is electrically connected to at leas...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LIU CHIENHUNG, CHANG SHUMING, WEN YINGNAN, LOU BAIYAO
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LIU CHIENHUNG
CHANG SHUMING
WEN YINGNAN
LOU BAIYAO
description An electronic device package is disclosed. The package includes at least one semiconductor chip having a first surface and a second surface opposite thereto, in which at least one redistribution layer is disposed on the first surface of the semiconductor chip and is electrically connected to at least one conductive pad structure. At least one abut portion is disposed on the redistribution layer and electrically contacting thereto. A passivation layer covers the first surface of the semiconductor chip and surrounds the abut portion. A substrate is attached onto the second surface of the semiconductor chip. A fabrication method of the electronic device package is also disclosed.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN102201383BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN102201383BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN102201383BB3</originalsourceid><addsrcrecordid>eNrjZLBwzUlNLinKz8tMVkhJLctMTlUoSEzOTkxPVUjMS1FIS0wqykxOLMnMS1fITS3JyE9RKMlILUrNT-NhYE1LzClO5YXS3AxKbq4hzh66qQX58anFQENS81JL4p39DA2MjAwMjS2MnZyMiVIEAFyLLq4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Electronic device package and fabricating method thereof</title><source>esp@cenet</source><creator>LIU CHIENHUNG ; CHANG SHUMING ; WEN YINGNAN ; LOU BAIYAO</creator><creatorcontrib>LIU CHIENHUNG ; CHANG SHUMING ; WEN YINGNAN ; LOU BAIYAO</creatorcontrib><description>An electronic device package is disclosed. The package includes at least one semiconductor chip having a first surface and a second surface opposite thereto, in which at least one redistribution layer is disposed on the first surface of the semiconductor chip and is electrically connected to at least one conductive pad structure. At least one abut portion is disposed on the redistribution layer and electrically contacting thereto. A passivation layer covers the first surface of the semiconductor chip and surrounds the abut portion. A substrate is attached onto the second surface of the semiconductor chip. A fabrication method of the electronic device package is also disclosed.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150311&amp;DB=EPODOC&amp;CC=CN&amp;NR=102201383B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150311&amp;DB=EPODOC&amp;CC=CN&amp;NR=102201383B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIU CHIENHUNG</creatorcontrib><creatorcontrib>CHANG SHUMING</creatorcontrib><creatorcontrib>WEN YINGNAN</creatorcontrib><creatorcontrib>LOU BAIYAO</creatorcontrib><title>Electronic device package and fabricating method thereof</title><description>An electronic device package is disclosed. The package includes at least one semiconductor chip having a first surface and a second surface opposite thereto, in which at least one redistribution layer is disposed on the first surface of the semiconductor chip and is electrically connected to at least one conductive pad structure. At least one abut portion is disposed on the redistribution layer and electrically contacting thereto. A passivation layer covers the first surface of the semiconductor chip and surrounds the abut portion. A substrate is attached onto the second surface of the semiconductor chip. A fabrication method of the electronic device package is also disclosed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBwzUlNLinKz8tMVkhJLctMTlUoSEzOTkxPVUjMS1FIS0wqykxOLMnMS1fITS3JyE9RKMlILUrNT-NhYE1LzClO5YXS3AxKbq4hzh66qQX58anFQENS81JL4p39DA2MjAwMjS2MnZyMiVIEAFyLLq4</recordid><startdate>20150311</startdate><enddate>20150311</enddate><creator>LIU CHIENHUNG</creator><creator>CHANG SHUMING</creator><creator>WEN YINGNAN</creator><creator>LOU BAIYAO</creator><scope>EVB</scope></search><sort><creationdate>20150311</creationdate><title>Electronic device package and fabricating method thereof</title><author>LIU CHIENHUNG ; CHANG SHUMING ; WEN YINGNAN ; LOU BAIYAO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN102201383BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LIU CHIENHUNG</creatorcontrib><creatorcontrib>CHANG SHUMING</creatorcontrib><creatorcontrib>WEN YINGNAN</creatorcontrib><creatorcontrib>LOU BAIYAO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIU CHIENHUNG</au><au>CHANG SHUMING</au><au>WEN YINGNAN</au><au>LOU BAIYAO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Electronic device package and fabricating method thereof</title><date>2015-03-11</date><risdate>2015</risdate><abstract>An electronic device package is disclosed. The package includes at least one semiconductor chip having a first surface and a second surface opposite thereto, in which at least one redistribution layer is disposed on the first surface of the semiconductor chip and is electrically connected to at least one conductive pad structure. At least one abut portion is disposed on the redistribution layer and electrically contacting thereto. A passivation layer covers the first surface of the semiconductor chip and surrounds the abut portion. A substrate is attached onto the second surface of the semiconductor chip. A fabrication method of the electronic device package is also disclosed.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_CN102201383BB
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Electronic device package and fabricating method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-21T20%3A40%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIU%20CHIENHUNG&rft.date=2015-03-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN102201383BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true