Sampling circuits
The invention provides a sampling circuit, which is operated in the sampling stage and the holding stage. The sampling circuit comprises an amplifier, a first capacitor, a second capacitor and a voltage source. The amplifier has a first input end and an output end for outputting an output signal; th...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | CHIU PAONG |
| description | The invention provides a sampling circuit, which is operated in the sampling stage and the holding stage. The sampling circuit comprises an amplifier, a first capacitor, a second capacitor and a voltage source. The amplifier has a first input end and an output end for outputting an output signal; the first capacitor is coupled to the first input and is used for sampling the input signal during the sampling stage; the second capacitor has a first end which is coupled to the first input end and a second end which is coupled to the output end during the holding stage and is decoupled with the output end during the sampling stage, the second capacitor is used for sampling a reference signal during the sampling stage and receiving electric amounts from the first capacitor during the holding stage; the voltage source is coupled between the first input end and the output end and is used for providing a presetting voltage level during the sampling stage to remove the difference between an input common-mode voltage an |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN101958707A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN101958707A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN101958707A3</originalsourceid><addsrcrecordid>eNrjZBAMTswtyMnMS1dIzixKLs0sKeZhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYGhpamFuYG5o7GxKgBAN0qH8U</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Sampling circuits</title><source>esp@cenet</source><creator>CHIU PAONG</creator><creatorcontrib>CHIU PAONG</creatorcontrib><description>The invention provides a sampling circuit, which is operated in the sampling stage and the holding stage. The sampling circuit comprises an amplifier, a first capacitor, a second capacitor and a voltage source. The amplifier has a first input end and an output end for outputting an output signal; the first capacitor is coupled to the first input and is used for sampling the input signal during the sampling stage; the second capacitor has a first end which is coupled to the first input end and a second end which is coupled to the output end during the holding stage and is decoupled with the output end during the sampling stage, the second capacitor is used for sampling a reference signal during the sampling stage and receiving electric amounts from the first capacitor during the holding stage; the voltage source is coupled between the first input end and the output end and is used for providing a presetting voltage level during the sampling stage to remove the difference between an input common-mode voltage an</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110126&DB=EPODOC&CC=CN&NR=101958707A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110126&DB=EPODOC&CC=CN&NR=101958707A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHIU PAONG</creatorcontrib><title>Sampling circuits</title><description>The invention provides a sampling circuit, which is operated in the sampling stage and the holding stage. The sampling circuit comprises an amplifier, a first capacitor, a second capacitor and a voltage source. The amplifier has a first input end and an output end for outputting an output signal; the first capacitor is coupled to the first input and is used for sampling the input signal during the sampling stage; the second capacitor has a first end which is coupled to the first input end and a second end which is coupled to the output end during the holding stage and is decoupled with the output end during the sampling stage, the second capacitor is used for sampling a reference signal during the sampling stage and receiving electric amounts from the first capacitor during the holding stage; the voltage source is coupled between the first input end and the output end and is used for providing a presetting voltage level during the sampling stage to remove the difference between an input common-mode voltage an</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAMTswtyMnMS1dIzixKLs0sKeZhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYGhpamFuYG5o7GxKgBAN0qH8U</recordid><startdate>20110126</startdate><enddate>20110126</enddate><creator>CHIU PAONG</creator><scope>EVB</scope></search><sort><creationdate>20110126</creationdate><title>Sampling circuits</title><author>CHIU PAONG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN101958707A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2011</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>CHIU PAONG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHIU PAONG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Sampling circuits</title><date>2011-01-26</date><risdate>2011</risdate><abstract>The invention provides a sampling circuit, which is operated in the sampling stage and the holding stage. The sampling circuit comprises an amplifier, a first capacitor, a second capacitor and a voltage source. The amplifier has a first input end and an output end for outputting an output signal; the first capacitor is coupled to the first input and is used for sampling the input signal during the sampling stage; the second capacitor has a first end which is coupled to the first input end and a second end which is coupled to the output end during the holding stage and is decoupled with the output end during the sampling stage, the second capacitor is used for sampling a reference signal during the sampling stage and receiving electric amounts from the first capacitor during the holding stage; the voltage source is coupled between the first input end and the output end and is used for providing a presetting voltage level during the sampling stage to remove the difference between an input common-mode voltage an</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN101958707A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
| title | Sampling circuits |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T20%3A23%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHIU%20PAONG&rft.date=2011-01-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN101958707A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |