Comparator circuit having latching behavior and digital output sensors therefrom
A digital output sensor includes a sensing structure that outputs a differential sensing signal and includes at least one sensing element. An integrated circuit includes a substrate including signal conditioning circuitry for conditioning the sensing signal that includes a differential amplifier cou...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KILIAN WAYNE |
| description | A digital output sensor includes a sensing structure that outputs a differential sensing signal and includes at least one sensing element. An integrated circuit includes a substrate including signal conditioning circuitry for conditioning the sensing signal that includes a differential amplifier coupled to receive the sensing signal and provide first and second differential outputs and a comparator having input transistors coupled to receive outputs from the differential amplifier. The comparator also includes first and second current-mirror loads that provide differential drive currents and are coupled to the input transistors in a cross coupled configuration to provide hysteresis. An output driver is coupled to receive the differential drive currents. An output stage includes at least one output transistor which is coupled to the output driver for providing a digital output for the sensor. A voltage regulator is coupled to receive a supply voltage and output at least one regulated supply voltage. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN101672658BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN101672658BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN101672658BB3</originalsourceid><addsrcrecordid>eNqNirEKwjAQQLM4iPoPh7tgFVvnBsVJHNzLmV6bQJqEy8Xv14If4PQej7dUDx2nhIwSGYxjU5yAxbcLI3gUY2d50Vy-A4Yeejc6QQ-xSCoCmUKOnEEsMQ0cp7VaDOgzbX5cqe318tS3HaXYUU5oKJB0-l7tq7o51Kdz2x7_mj5k8jik</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Comparator circuit having latching behavior and digital output sensors therefrom</title><source>esp@cenet</source><creator>KILIAN WAYNE</creator><creatorcontrib>KILIAN WAYNE</creatorcontrib><description>A digital output sensor includes a sensing structure that outputs a differential sensing signal and includes at least one sensing element. An integrated circuit includes a substrate including signal conditioning circuitry for conditioning the sensing signal that includes a differential amplifier coupled to receive the sensing signal and provide first and second differential outputs and a comparator having input transistors coupled to receive outputs from the differential amplifier. The comparator also includes first and second current-mirror loads that provide differential drive currents and are coupled to the input transistors in a cross coupled configuration to provide hysteresis. An output driver is coupled to receive the differential drive currents. An output stage includes at least one output transistor which is coupled to the output driver for providing a digital output for the sensor. A voltage regulator is coupled to receive a supply voltage and output at least one regulated supply voltage.</description><language>chi ; eng</language><subject>ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVEREDIN A SINGLE OTHER SUBCLASS ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE ; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR ; PHYSICS ; PULSE TECHNIQUE ; TARIFF METERING APPARATUS ; TESTING</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140402&DB=EPODOC&CC=CN&NR=101672658B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140402&DB=EPODOC&CC=CN&NR=101672658B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KILIAN WAYNE</creatorcontrib><title>Comparator circuit having latching behavior and digital output sensors therefrom</title><description>A digital output sensor includes a sensing structure that outputs a differential sensing signal and includes at least one sensing element. An integrated circuit includes a substrate including signal conditioning circuitry for conditioning the sensing signal that includes a differential amplifier coupled to receive the sensing signal and provide first and second differential outputs and a comparator having input transistors coupled to receive outputs from the differential amplifier. The comparator also includes first and second current-mirror loads that provide differential drive currents and are coupled to the input transistors in a cross coupled configuration to provide hysteresis. An output driver is coupled to receive the differential drive currents. An output stage includes at least one output transistor which is coupled to the output driver for providing a digital output for the sensor. A voltage regulator is coupled to receive a supply voltage and output at least one regulated supply voltage.</description><subject>ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVEREDIN A SINGLE OTHER SUBCLASS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE</subject><subject>MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>TARIFF METERING APPARATUS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNirEKwjAQQLM4iPoPh7tgFVvnBsVJHNzLmV6bQJqEy8Xv14If4PQej7dUDx2nhIwSGYxjU5yAxbcLI3gUY2d50Vy-A4Yeejc6QQ-xSCoCmUKOnEEsMQ0cp7VaDOgzbX5cqe318tS3HaXYUU5oKJB0-l7tq7o51Kdz2x7_mj5k8jik</recordid><startdate>20140402</startdate><enddate>20140402</enddate><creator>KILIAN WAYNE</creator><scope>EVB</scope></search><sort><creationdate>20140402</creationdate><title>Comparator circuit having latching behavior and digital output sensors therefrom</title><author>KILIAN WAYNE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN101672658BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2014</creationdate><topic>ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVEREDIN A SINGLE OTHER SUBCLASS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE</topic><topic>MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>TARIFF METERING APPARATUS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>KILIAN WAYNE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KILIAN WAYNE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Comparator circuit having latching behavior and digital output sensors therefrom</title><date>2014-04-02</date><risdate>2014</risdate><abstract>A digital output sensor includes a sensing structure that outputs a differential sensing signal and includes at least one sensing element. An integrated circuit includes a substrate including signal conditioning circuitry for conditioning the sensing signal that includes a differential amplifier coupled to receive the sensing signal and provide first and second differential outputs and a comparator having input transistors coupled to receive outputs from the differential amplifier. The comparator also includes first and second current-mirror loads that provide differential drive currents and are coupled to the input transistors in a cross coupled configuration to provide hysteresis. An output driver is coupled to receive the differential drive currents. An output stage includes at least one output transistor which is coupled to the output driver for providing a digital output for the sensor. A voltage regulator is coupled to receive a supply voltage and output at least one regulated supply voltage.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN101672658BB |
| source | esp@cenet |
| subjects | ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVEREDIN A SINGLE OTHER SUBCLASS BASIC ELECTRONIC CIRCUITRY ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR PHYSICS PULSE TECHNIQUE TARIFF METERING APPARATUS TESTING |
| title | Comparator circuit having latching behavior and digital output sensors therefrom |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T09%3A57%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KILIAN%20WAYNE&rft.date=2014-04-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN101672658BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |