Data storage and processing algorithm for placement of multi - level flash cell (MLC) VT

Data storage and processing algorithm for placement of multi - level flash cell (MLC) VT

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MADRASWALA ALIASGAR S, HAQUE REZAUL, FLANAGAN KEVIN P, CHRISMAN NATHAN C, UDESHI DARSHAK A, RAMAMURTHI KARTHI
Format: Patent
Sprache:chi ; eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
TRANSMISSION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MADRASWALA ALIASGAR S
HAQUE REZAUL
FLANAGAN KEVIN P
CHRISMAN NATHAN C
UDESHI DARSHAK A
RAMAMURTHI KARTHI
description
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN101414486BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN101414486BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN101414486BB3</originalsourceid><addsrcrecordid>eNqNzLEKwjAURuEuDqK-w4-TDgWLRZxbFQd1KuJWLvEmDdwmIYk-vw4-gNNZPs60eBwoE1L2kQyD3BMhesUpWWdAYny0eRihfUQQUjyyy_Aa40uyRQnhNwu0UBqgWASr66Vd497Ni4kmSbz4dVYsT8euPZccfM8pfF-Oc9_eqk1VV3W93zXN9i_0AVeKOPE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Data storage and processing algorithm for placement of multi - level flash cell (MLC) VT</title><source>esp@cenet</source><creator>MADRASWALA ALIASGAR S ; HAQUE REZAUL ; FLANAGAN KEVIN P ; CHRISMAN NATHAN C ; UDESHI DARSHAK A ; RAMAMURTHI KARTHI</creator><creatorcontrib>MADRASWALA ALIASGAR S ; HAQUE REZAUL ; FLANAGAN KEVIN P ; CHRISMAN NATHAN C ; UDESHI DARSHAK A ; RAMAMURTHI KARTHI</creatorcontrib><language>chi ; eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES ; TRANSMISSION</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130501&amp;DB=EPODOC&amp;CC=CN&amp;NR=101414486B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130501&amp;DB=EPODOC&amp;CC=CN&amp;NR=101414486B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MADRASWALA ALIASGAR S</creatorcontrib><creatorcontrib>HAQUE REZAUL</creatorcontrib><creatorcontrib>FLANAGAN KEVIN P</creatorcontrib><creatorcontrib>CHRISMAN NATHAN C</creatorcontrib><creatorcontrib>UDESHI DARSHAK A</creatorcontrib><creatorcontrib>RAMAMURTHI KARTHI</creatorcontrib><title>Data storage and processing algorithm for placement of multi - level flash cell (MLC) VT</title><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><subject>TRANSMISSION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzLEKwjAURuEuDqK-w4-TDgWLRZxbFQd1KuJWLvEmDdwmIYk-vw4-gNNZPs60eBwoE1L2kQyD3BMhesUpWWdAYny0eRihfUQQUjyyy_Aa40uyRQnhNwu0UBqgWASr66Vd497Ni4kmSbz4dVYsT8euPZccfM8pfF-Oc9_eqk1VV3W93zXN9i_0AVeKOPE</recordid><startdate>20130501</startdate><enddate>20130501</enddate><creator>MADRASWALA ALIASGAR S</creator><creator>HAQUE REZAUL</creator><creator>FLANAGAN KEVIN P</creator><creator>CHRISMAN NATHAN C</creator><creator>UDESHI DARSHAK A</creator><creator>RAMAMURTHI KARTHI</creator><scope>EVB</scope></search><sort><creationdate>20130501</creationdate><title>Data storage and processing algorithm for placement of multi - level flash cell (MLC) VT</title><author>MADRASWALA ALIASGAR S ; HAQUE REZAUL ; FLANAGAN KEVIN P ; CHRISMAN NATHAN C ; UDESHI DARSHAK A ; RAMAMURTHI KARTHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN101414486BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2013</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><topic>TRANSMISSION</topic><toplevel>online_resources</toplevel><creatorcontrib>MADRASWALA ALIASGAR S</creatorcontrib><creatorcontrib>HAQUE REZAUL</creatorcontrib><creatorcontrib>FLANAGAN KEVIN P</creatorcontrib><creatorcontrib>CHRISMAN NATHAN C</creatorcontrib><creatorcontrib>UDESHI DARSHAK A</creatorcontrib><creatorcontrib>RAMAMURTHI KARTHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MADRASWALA ALIASGAR S</au><au>HAQUE REZAUL</au><au>FLANAGAN KEVIN P</au><au>CHRISMAN NATHAN C</au><au>UDESHI DARSHAK A</au><au>RAMAMURTHI KARTHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Data storage and processing algorithm for placement of multi - level flash cell (MLC) VT</title><date>2013-05-01</date><risdate>2013</risdate><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN101414486BB
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
TRANSMISSION
title Data storage and processing algorithm for placement of multi - level flash cell (MLC) VT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T03%3A55%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MADRASWALA%20ALIASGAR%20S&rft.date=2013-05-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN101414486BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true