Method for producing metal-oxide-semiconductor transistor

The invention discloses a method of making metal oxide semiconductor (MOS) transistor, comprising: providing a substrate and forming a gate structure on the substrate, and forming a skewed gap wall around the gate structure and forming a sacrifice gap wall around the skewed gap wall; forming plural...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CAI CHENGZONG, CAI ZHENHUA, LAN BANGQIANG, LIN YUXIN, CAI ZONGLONG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CAI CHENGZONG
CAI ZHENHUA
LAN BANGQIANG
LIN YUXIN
CAI ZONGLONG
description The invention discloses a method of making metal oxide semiconductor (MOS) transistor, comprising: providing a substrate and forming a gate structure on the substrate, and forming a skewed gap wall around the gate structure and forming a sacrifice gap wall around the skewed gap wall; forming plural extension layers on two sides of the gate structure, where the extension layers are outside the sacrifice gap wall and then removing the sacrifice gap wall and forming plural drain/source extension regions in the substrate outside the skewed gap wall and the extension layers. Thus, the high temperature of selective extension process can not destroy the source/drain extension regions.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN101083211A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN101083211A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN101083211A3</originalsourceid><addsrcrecordid>eNrjZLD0TS3JyE9RSMsvUigoyk8pTc7MS1fITS1JzNHNr8hMSdUtTs3NTM7PA8qUANWUFCXmFWcWA5k8DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxOTUvtSTe2c_QwNDAwtjI0NDRmBg1AIpYL1M</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for producing metal-oxide-semiconductor transistor</title><source>esp@cenet</source><creator>CAI CHENGZONG ; CAI ZHENHUA ; LAN BANGQIANG ; LIN YUXIN ; CAI ZONGLONG</creator><creatorcontrib>CAI CHENGZONG ; CAI ZHENHUA ; LAN BANGQIANG ; LIN YUXIN ; CAI ZONGLONG</creatorcontrib><description>The invention discloses a method of making metal oxide semiconductor (MOS) transistor, comprising: providing a substrate and forming a gate structure on the substrate, and forming a skewed gap wall around the gate structure and forming a sacrifice gap wall around the skewed gap wall; forming plural extension layers on two sides of the gate structure, where the extension layers are outside the sacrifice gap wall and then removing the sacrifice gap wall and forming plural drain/source extension regions in the substrate outside the skewed gap wall and the extension layers. Thus, the high temperature of selective extension process can not destroy the source/drain extension regions.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20071205&amp;DB=EPODOC&amp;CC=CN&amp;NR=101083211A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20071205&amp;DB=EPODOC&amp;CC=CN&amp;NR=101083211A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CAI CHENGZONG</creatorcontrib><creatorcontrib>CAI ZHENHUA</creatorcontrib><creatorcontrib>LAN BANGQIANG</creatorcontrib><creatorcontrib>LIN YUXIN</creatorcontrib><creatorcontrib>CAI ZONGLONG</creatorcontrib><title>Method for producing metal-oxide-semiconductor transistor</title><description>The invention discloses a method of making metal oxide semiconductor (MOS) transistor, comprising: providing a substrate and forming a gate structure on the substrate, and forming a skewed gap wall around the gate structure and forming a sacrifice gap wall around the skewed gap wall; forming plural extension layers on two sides of the gate structure, where the extension layers are outside the sacrifice gap wall and then removing the sacrifice gap wall and forming plural drain/source extension regions in the substrate outside the skewed gap wall and the extension layers. Thus, the high temperature of selective extension process can not destroy the source/drain extension regions.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD0TS3JyE9RSMsvUigoyk8pTc7MS1fITS1JzNHNr8hMSdUtTs3NTM7PA8qUANWUFCXmFWcWA5k8DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxOTUvtSTe2c_QwNDAwtjI0NDRmBg1AIpYL1M</recordid><startdate>20071205</startdate><enddate>20071205</enddate><creator>CAI CHENGZONG</creator><creator>CAI ZHENHUA</creator><creator>LAN BANGQIANG</creator><creator>LIN YUXIN</creator><creator>CAI ZONGLONG</creator><scope>EVB</scope></search><sort><creationdate>20071205</creationdate><title>Method for producing metal-oxide-semiconductor transistor</title><author>CAI CHENGZONG ; CAI ZHENHUA ; LAN BANGQIANG ; LIN YUXIN ; CAI ZONGLONG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN101083211A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2007</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CAI CHENGZONG</creatorcontrib><creatorcontrib>CAI ZHENHUA</creatorcontrib><creatorcontrib>LAN BANGQIANG</creatorcontrib><creatorcontrib>LIN YUXIN</creatorcontrib><creatorcontrib>CAI ZONGLONG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CAI CHENGZONG</au><au>CAI ZHENHUA</au><au>LAN BANGQIANG</au><au>LIN YUXIN</au><au>CAI ZONGLONG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for producing metal-oxide-semiconductor transistor</title><date>2007-12-05</date><risdate>2007</risdate><abstract>The invention discloses a method of making metal oxide semiconductor (MOS) transistor, comprising: providing a substrate and forming a gate structure on the substrate, and forming a skewed gap wall around the gate structure and forming a sacrifice gap wall around the skewed gap wall; forming plural extension layers on two sides of the gate structure, where the extension layers are outside the sacrifice gap wall and then removing the sacrifice gap wall and forming plural drain/source extension regions in the substrate outside the skewed gap wall and the extension layers. Thus, the high temperature of selective extension process can not destroy the source/drain extension regions.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN101083211A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method for producing metal-oxide-semiconductor transistor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T12%3A35%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CAI%20CHENGZONG&rft.date=2007-12-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN101083211A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true