Multi-memory module circuit topology and method for reducing resistance incontinuity
A multi-memory module circuit topology is disclosed that includes a memory controller, a plurality of memory modules connected to the memory controller through a memory bus, and a resonator connected to the plurality of memory modules in a starburst topology. A method for reducing impedance disconti...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | CASES MOISES,DE ARAUJO DANIEL N.,MATOGLU ERDEM,PATEL PRAVIN,PHAM NAM H |
| description | A multi-memory module circuit topology is disclosed that includes a memory controller, a plurality of memory modules connected to the memory controller through a memory bus, and a resonator connected to the plurality of memory modules in a starburst topology. A method for reducing impedance discontinuities in a multi-memory module circuit is disclosed that includes providing a plurality of memory modules connected to a memory controller through a memory bus, selecting a starburst topology, and connecting a resonator to the plurality of memory module in dependence upon the selected starburst topology. An additional method for reducing impedance discontinuities in a multi-memory module circuit is disclosed that includes providing by a resonator a predetermined discontinuity reducing impedance at a predetermined location in the multi-memory module circuit between at least two memory modules, the multi-memory module circuit having a plurality of components of logically arranged around the predetermined location. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN101060005A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN101060005A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN101060005A3</originalsourceid><addsrcrecordid>eNqNizEOwjAMALswIOAP5gGVUiHYUVXEAlP3KkrcYimxo8QZ-ns68ACmu-Fu34yvGpTaiFHyClF8DQiOsqukoJIkyLKCZQ8R9SMeZsmQ0VdHvGxSqKhlh0DshJV4-9Zjs5ttKHj68dCcH8PYP1tMMmFJ1iGjTv27M525GWOu98s_zRcKpzmm</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multi-memory module circuit topology and method for reducing resistance incontinuity</title><source>esp@cenet</source><creator>CASES MOISES,DE ARAUJO DANIEL N.,MATOGLU ERDEM,PATEL PRAVIN,PHAM NAM H</creator><creatorcontrib>CASES MOISES,DE ARAUJO DANIEL N.,MATOGLU ERDEM,PATEL PRAVIN,PHAM NAM H</creatorcontrib><description>A multi-memory module circuit topology is disclosed that includes a memory controller, a plurality of memory modules connected to the memory controller through a memory bus, and a resonator connected to the plurality of memory modules in a starburst topology. A method for reducing impedance discontinuities in a multi-memory module circuit is disclosed that includes providing a plurality of memory modules connected to a memory controller through a memory bus, selecting a starburst topology, and connecting a resonator to the plurality of memory module in dependence upon the selected starburst topology. An additional method for reducing impedance discontinuities in a multi-memory module circuit is disclosed that includes providing by a resonator a predetermined discontinuity reducing impedance at a predetermined location in the multi-memory module circuit between at least two memory modules, the multi-memory module circuit having a plurality of components of logically arranged around the predetermined location.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20071024&DB=EPODOC&CC=CN&NR=101060005A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20071024&DB=EPODOC&CC=CN&NR=101060005A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CASES MOISES,DE ARAUJO DANIEL N.,MATOGLU ERDEM,PATEL PRAVIN,PHAM NAM H</creatorcontrib><title>Multi-memory module circuit topology and method for reducing resistance incontinuity</title><description>A multi-memory module circuit topology is disclosed that includes a memory controller, a plurality of memory modules connected to the memory controller through a memory bus, and a resonator connected to the plurality of memory modules in a starburst topology. A method for reducing impedance discontinuities in a multi-memory module circuit is disclosed that includes providing a plurality of memory modules connected to a memory controller through a memory bus, selecting a starburst topology, and connecting a resonator to the plurality of memory module in dependence upon the selected starburst topology. An additional method for reducing impedance discontinuities in a multi-memory module circuit is disclosed that includes providing by a resonator a predetermined discontinuity reducing impedance at a predetermined location in the multi-memory module circuit between at least two memory modules, the multi-memory module circuit having a plurality of components of logically arranged around the predetermined location.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNizEOwjAMALswIOAP5gGVUiHYUVXEAlP3KkrcYimxo8QZ-ns68ACmu-Fu34yvGpTaiFHyClF8DQiOsqukoJIkyLKCZQ8R9SMeZsmQ0VdHvGxSqKhlh0DshJV4-9Zjs5ttKHj68dCcH8PYP1tMMmFJ1iGjTv27M525GWOu98s_zRcKpzmm</recordid><startdate>20071024</startdate><enddate>20071024</enddate><creator>CASES MOISES,DE ARAUJO DANIEL N.,MATOGLU ERDEM,PATEL PRAVIN,PHAM NAM H</creator><scope>EVB</scope></search><sort><creationdate>20071024</creationdate><title>Multi-memory module circuit topology and method for reducing resistance incontinuity</title><author>CASES MOISES,DE ARAUJO DANIEL N.,MATOGLU ERDEM,PATEL PRAVIN,PHAM NAM H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN101060005A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>CASES MOISES,DE ARAUJO DANIEL N.,MATOGLU ERDEM,PATEL PRAVIN,PHAM NAM H</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CASES MOISES,DE ARAUJO DANIEL N.,MATOGLU ERDEM,PATEL PRAVIN,PHAM NAM H</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multi-memory module circuit topology and method for reducing resistance incontinuity</title><date>2007-10-24</date><risdate>2007</risdate><abstract>A multi-memory module circuit topology is disclosed that includes a memory controller, a plurality of memory modules connected to the memory controller through a memory bus, and a resonator connected to the plurality of memory modules in a starburst topology. A method for reducing impedance discontinuities in a multi-memory module circuit is disclosed that includes providing a plurality of memory modules connected to a memory controller through a memory bus, selecting a starburst topology, and connecting a resonator to the plurality of memory module in dependence upon the selected starburst topology. An additional method for reducing impedance discontinuities in a multi-memory module circuit is disclosed that includes providing by a resonator a predetermined discontinuity reducing impedance at a predetermined location in the multi-memory module circuit between at least two memory modules, the multi-memory module circuit having a plurality of components of logically arranged around the predetermined location.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_CN101060005A |
| source | esp@cenet |
| subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
| title | Multi-memory module circuit topology and method for reducing resistance incontinuity |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T03%3A26%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CASES%20MOISES,DE%20ARAUJO%20DANIEL%20N.,MATOGLU%20ERDEM,PATEL%20PRAVIN,PHAM%20NAM%20H&rft.date=2007-10-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN101060005A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |