Phase locked loop with wide frequency-locking range and operational method thereof

Phase locked loop with wide frequency-locking range and operational method thereof

The invention provides one lock phase circuit with wide frequency range and its operation method, which comprises the following steps: in lock phase circuit, using one inner established frequency division parameters determining unit to realize one lock monitor mechanism to monitor its lock phase cir...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LUO RENHONG, WEI CHENGDA
Format: Patent
Sprache:chi ; eng
Schlagworte:
AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LUO RENHONG
WEI CHENGDA
description The invention provides one lock phase circuit with wide frequency range and its operation method, which comprises the following steps: in lock phase circuit, using one inner established frequency division parameters determining unit to realize one lock monitor mechanism to monitor its lock phase circuit control voltage; when control voltage is larger or smaller than one set voltage operations, changing system divides to adjust output frequency signals. The invention has wide lock frequency range circuit and its operation method without extra control legs.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN101013894BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN101013894BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN101013894BB3</originalsourceid><addsrcrecordid>eNqNirEKwjAURbM4iPoPD_eCUgddWxQnEXEvj-amCdb3YhoR_94KfoAcuGe4Z2ouZ88DqNf2BjtKI71C9uNYkEt4PCHtu_j-QTpKLB2IxZJGJM5BhXu6I3u1lD0S1M3NxHE_YPHzzCwP-2t9LBC1wRC5hSA39Wm9Gim3u01VlX9FH4wwOKs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Phase locked loop with wide frequency-locking range and operational method thereof</title><source>esp@cenet</source><creator>LUO RENHONG ; WEI CHENGDA</creator><creatorcontrib>LUO RENHONG ; WEI CHENGDA</creatorcontrib><description>The invention provides one lock phase circuit with wide frequency range and its operation method, which comprises the following steps: in lock phase circuit, using one inner established frequency division parameters determining unit to realize one lock monitor mechanism to monitor its lock phase circuit control voltage; when control voltage is larger or smaller than one set voltage operations, changing system divides to adjust output frequency signals. The invention has wide lock frequency range circuit and its operation method without extra control legs.</description><language>chi ; eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110928&amp;DB=EPODOC&amp;CC=CN&amp;NR=101013894B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110928&amp;DB=EPODOC&amp;CC=CN&amp;NR=101013894B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LUO RENHONG</creatorcontrib><creatorcontrib>WEI CHENGDA</creatorcontrib><title>Phase locked loop with wide frequency-locking range and operational method thereof</title><description>The invention provides one lock phase circuit with wide frequency range and its operation method, which comprises the following steps: in lock phase circuit, using one inner established frequency division parameters determining unit to realize one lock monitor mechanism to monitor its lock phase circuit control voltage; when control voltage is larger or smaller than one set voltage operations, changing system divides to adjust output frequency signals. The invention has wide lock frequency range circuit and its operation method without extra control legs.</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNirEKwjAURbM4iPoPD_eCUgddWxQnEXEvj-amCdb3YhoR_94KfoAcuGe4Z2ouZ88DqNf2BjtKI71C9uNYkEt4PCHtu_j-QTpKLB2IxZJGJM5BhXu6I3u1lD0S1M3NxHE_YPHzzCwP-2t9LBC1wRC5hSA39Wm9Gim3u01VlX9FH4wwOKs</recordid><startdate>20110928</startdate><enddate>20110928</enddate><creator>LUO RENHONG</creator><creator>WEI CHENGDA</creator><scope>EVB</scope></search><sort><creationdate>20110928</creationdate><title>Phase locked loop with wide frequency-locking range and operational method thereof</title><author>LUO RENHONG ; WEI CHENGDA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN101013894BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2011</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>LUO RENHONG</creatorcontrib><creatorcontrib>WEI CHENGDA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LUO RENHONG</au><au>WEI CHENGDA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Phase locked loop with wide frequency-locking range and operational method thereof</title><date>2011-09-28</date><risdate>2011</risdate><abstract>The invention provides one lock phase circuit with wide frequency range and its operation method, which comprises the following steps: in lock phase circuit, using one inner established frequency division parameters determining unit to realize one lock monitor mechanism to monitor its lock phase circuit control voltage; when control voltage is larger or smaller than one set voltage operations, changing system divides to adjust output frequency signals. The invention has wide lock frequency range circuit and its operation method without extra control legs.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN101013894BB
source esp@cenet
subjects AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
title Phase locked loop with wide frequency-locking range and operational method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T07%3A07%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LUO%20RENHONG&rft.date=2011-09-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN101013894BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true