CODE VERSIONING FOR ENABLING TRANSACTIONAL MEMORY REGION PROMOTION

CODE VERSIONING FOR ENABLING TRANSACTIONAL MEMORY REGION PROMOTION

An illustrative embodiment of a computer-implemented process for a computer-implemented process for code versioning for enabling transactional memory region promotion receives a portion of candidate source code and outlines the portion of candidate source code received for parallel execution. The co...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WANG, KAI-TING AMY, GAO, YAOQING, OHMACHT, MARTIN, BOETTIGER, HANS
Format: Patent
Sprache:eng ; fre
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WANG, KAI-TING AMY
GAO, YAOQING
OHMACHT, MARTIN
BOETTIGER, HANS
description An illustrative embodiment of a computer-implemented process for a computer-implemented process for code versioning for enabling transactional memory region promotion receives a portion of candidate source code and outlines the portion of candidate source code received for parallel execution. The computer-implemented process further wraps a critical region with entry and exit routines to enter into a speculation sub-process, wherein the entry and exit routines also gather conflict statistics at runtime. The outlined code portion is executed to determine to use a particular one of multiple loop versions according to the conflict statistics gathered at run time.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CA2830605A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CA2830605A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CA2830605A13</originalsourceid><addsrcrecordid>eNrjZHBy9ndxVQhzDQr29Pfz9HNXcPMPUnD1c3TyAXFCghz9gh2dQ4Byjj4Kvq6-_kGRCkGu7kC-QkCQv68_SIaHgTUtMac4lRdKczMouLmGOHvophbkx6cWFyQmp-allsQ7OxpZGBuYGZg6GhoToQQAyW4q_A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CODE VERSIONING FOR ENABLING TRANSACTIONAL MEMORY REGION PROMOTION</title><source>esp@cenet</source><creator>WANG, KAI-TING AMY ; GAO, YAOQING ; OHMACHT, MARTIN ; BOETTIGER, HANS</creator><creatorcontrib>WANG, KAI-TING AMY ; GAO, YAOQING ; OHMACHT, MARTIN ; BOETTIGER, HANS</creatorcontrib><description>An illustrative embodiment of a computer-implemented process for a computer-implemented process for code versioning for enabling transactional memory region promotion receives a portion of candidate source code and outlines the portion of candidate source code received for parallel execution. The computer-implemented process further wraps a critical region with entry and exit routines to enter into a speculation sub-process, wherein the entry and exit routines also gather conflict statistics at runtime. The outlined code portion is executed to determine to use a particular one of multiple loop versions according to the conflict statistics gathered at run time.</description><language>eng ; fre</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150422&amp;DB=EPODOC&amp;CC=CA&amp;NR=2830605A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150422&amp;DB=EPODOC&amp;CC=CA&amp;NR=2830605A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG, KAI-TING AMY</creatorcontrib><creatorcontrib>GAO, YAOQING</creatorcontrib><creatorcontrib>OHMACHT, MARTIN</creatorcontrib><creatorcontrib>BOETTIGER, HANS</creatorcontrib><title>CODE VERSIONING FOR ENABLING TRANSACTIONAL MEMORY REGION PROMOTION</title><description>An illustrative embodiment of a computer-implemented process for a computer-implemented process for code versioning for enabling transactional memory region promotion receives a portion of candidate source code and outlines the portion of candidate source code received for parallel execution. The computer-implemented process further wraps a critical region with entry and exit routines to enter into a speculation sub-process, wherein the entry and exit routines also gather conflict statistics at runtime. The outlined code portion is executed to determine to use a particular one of multiple loop versions according to the conflict statistics gathered at run time.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBy9ndxVQhzDQr29Pfz9HNXcPMPUnD1c3TyAXFCghz9gh2dQ4Byjj4Kvq6-_kGRCkGu7kC-QkCQv68_SIaHgTUtMac4lRdKczMouLmGOHvophbkx6cWFyQmp-allsQ7OxpZGBuYGZg6GhoToQQAyW4q_A</recordid><startdate>20150422</startdate><enddate>20150422</enddate><creator>WANG, KAI-TING AMY</creator><creator>GAO, YAOQING</creator><creator>OHMACHT, MARTIN</creator><creator>BOETTIGER, HANS</creator><scope>EVB</scope></search><sort><creationdate>20150422</creationdate><title>CODE VERSIONING FOR ENABLING TRANSACTIONAL MEMORY REGION PROMOTION</title><author>WANG, KAI-TING AMY ; GAO, YAOQING ; OHMACHT, MARTIN ; BOETTIGER, HANS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CA2830605A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG, KAI-TING AMY</creatorcontrib><creatorcontrib>GAO, YAOQING</creatorcontrib><creatorcontrib>OHMACHT, MARTIN</creatorcontrib><creatorcontrib>BOETTIGER, HANS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG, KAI-TING AMY</au><au>GAO, YAOQING</au><au>OHMACHT, MARTIN</au><au>BOETTIGER, HANS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CODE VERSIONING FOR ENABLING TRANSACTIONAL MEMORY REGION PROMOTION</title><date>2015-04-22</date><risdate>2015</risdate><abstract>An illustrative embodiment of a computer-implemented process for a computer-implemented process for code versioning for enabling transactional memory region promotion receives a portion of candidate source code and outlines the portion of candidate source code received for parallel execution. The computer-implemented process further wraps a critical region with entry and exit routines to enter into a speculation sub-process, wherein the entry and exit routines also gather conflict statistics at runtime. The outlined code portion is executed to determine to use a particular one of multiple loop versions according to the conflict statistics gathered at run time.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre
recordid cdi_epo_espacenet_CA2830605A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title CODE VERSIONING FOR ENABLING TRANSACTIONAL MEMORY REGION PROMOTION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T02%3A07%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG,%20KAI-TING%20AMY&rft.date=2015-04-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECA2830605A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true