SERIAL SCALEABLE BANDWIDTH INTERCONNECT BUS

SERIAL SCALEABLE BANDWIDTH INTERCONNECT BUS

The serial scaleable bandwidth interconnect (SBI336S) bus provides a 777.6 MHz point-to-point LVDS serial interface that supports a variety of traffic types including support for Fractional links. 8B/10B coding is used on the serial link to provide codes to transmit additional SBI control informatio...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: OLIVER, GORDON R, DILLABOUGH, JEFF D, GLEESON, MAURICE, TYMCHUK, KEVIN
Format: Patent
Sprache:eng ; fre
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator OLIVER, GORDON R
DILLABOUGH, JEFF D
GLEESON, MAURICE
TYMCHUK, KEVIN
description The serial scaleable bandwidth interconnect (SBI336S) bus provides a 777.6 MHz point-to-point LVDS serial interface that supports a variety of traffic types including support for Fractional links. 8B/10B coding is used on the serial link to provide codes to transmit additional SBI control information across the serial interface. The SBI336S bus encodes ADD BUS clock master timing from the PHY device to the Link Layer device over the DROP BUS. The SBI336S bus can also provide an in-band communication channel between devices.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CA2333349A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CA2333349A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CA2333349A13</originalsourceid><addsrcrecordid>eNrjZNAOdg3ydPRRCHZ29HF1dPJxVXBy9HMJ93QJ8VDw9AtxDXL29_NzdQ5RcAoN5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8c6ORsZAYGLpaGhMhBIAIoMkVQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SERIAL SCALEABLE BANDWIDTH INTERCONNECT BUS</title><source>esp@cenet</source><creator>OLIVER, GORDON R ; DILLABOUGH, JEFF D ; GLEESON, MAURICE ; TYMCHUK, KEVIN</creator><creatorcontrib>OLIVER, GORDON R ; DILLABOUGH, JEFF D ; GLEESON, MAURICE ; TYMCHUK, KEVIN</creatorcontrib><description>The serial scaleable bandwidth interconnect (SBI336S) bus provides a 777.6 MHz point-to-point LVDS serial interface that supports a variety of traffic types including support for Fractional links. 8B/10B coding is used on the serial link to provide codes to transmit additional SBI control information across the serial interface. The SBI336S bus encodes ADD BUS clock master timing from the PHY device to the Link Layer device over the DROP BUS. The SBI336S bus can also provide an in-band communication channel between devices.</description><edition>7</edition><language>eng ; fre</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020731&amp;DB=EPODOC&amp;CC=CA&amp;NR=2333349A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020731&amp;DB=EPODOC&amp;CC=CA&amp;NR=2333349A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OLIVER, GORDON R</creatorcontrib><creatorcontrib>DILLABOUGH, JEFF D</creatorcontrib><creatorcontrib>GLEESON, MAURICE</creatorcontrib><creatorcontrib>TYMCHUK, KEVIN</creatorcontrib><title>SERIAL SCALEABLE BANDWIDTH INTERCONNECT BUS</title><description>The serial scaleable bandwidth interconnect (SBI336S) bus provides a 777.6 MHz point-to-point LVDS serial interface that supports a variety of traffic types including support for Fractional links. 8B/10B coding is used on the serial link to provide codes to transmit additional SBI control information across the serial interface. The SBI336S bus encodes ADD BUS clock master timing from the PHY device to the Link Layer device over the DROP BUS. The SBI336S bus can also provide an in-band communication channel between devices.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAOdg3ydPRRCHZ29HF1dPJxVXBy9HMJ93QJ8VDw9AtxDXL29_NzdQ5RcAoN5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8c6ORsZAYGLpaGhMhBIAIoMkVQ</recordid><startdate>20020731</startdate><enddate>20020731</enddate><creator>OLIVER, GORDON R</creator><creator>DILLABOUGH, JEFF D</creator><creator>GLEESON, MAURICE</creator><creator>TYMCHUK, KEVIN</creator><scope>EVB</scope></search><sort><creationdate>20020731</creationdate><title>SERIAL SCALEABLE BANDWIDTH INTERCONNECT BUS</title><author>OLIVER, GORDON R ; DILLABOUGH, JEFF D ; GLEESON, MAURICE ; TYMCHUK, KEVIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CA2333349A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre</language><creationdate>2002</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>OLIVER, GORDON R</creatorcontrib><creatorcontrib>DILLABOUGH, JEFF D</creatorcontrib><creatorcontrib>GLEESON, MAURICE</creatorcontrib><creatorcontrib>TYMCHUK, KEVIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OLIVER, GORDON R</au><au>DILLABOUGH, JEFF D</au><au>GLEESON, MAURICE</au><au>TYMCHUK, KEVIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SERIAL SCALEABLE BANDWIDTH INTERCONNECT BUS</title><date>2002-07-31</date><risdate>2002</risdate><abstract>The serial scaleable bandwidth interconnect (SBI336S) bus provides a 777.6 MHz point-to-point LVDS serial interface that supports a variety of traffic types including support for Fractional links. 8B/10B coding is used on the serial link to provide codes to transmit additional SBI control information across the serial interface. The SBI336S bus encodes ADD BUS clock master timing from the PHY device to the Link Layer device over the DROP BUS. The SBI336S bus can also provide an in-band communication channel between devices.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre
recordid cdi_epo_espacenet_CA2333349A1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title SERIAL SCALEABLE BANDWIDTH INTERCONNECT BUS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T17%3A00%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OLIVER,%20GORDON%20R&rft.date=2002-07-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECA2333349A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true