SHARED BUS NON-SEQUENTIAL DATA ORDERING METHOD AND APPARATUS
A shared bus non-sequential data ordering method and apparatus are provided. A maximum bus width value and a minimum transfer value are identified. A minimumnumber of sub-transfers is identified responsive to the identified maximum bus width value and the minimum transfer value. A bus unit having a...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | MARCELLA, JAMES A PAULSON, PEDER J DREHMEL, ROBERT A KROLAK, DAVID J HASELHORST, KENT H GROSBACH, LYLE E BLACKMON, HERMAN L |
description | A shared bus non-sequential data ordering method and apparatus are provided. A maximum bus width value and a minimum transfer value are identified. A minimumnumber of sub-transfers is identified responsive to the identified maximum bus width value and the minimum transfer value. A bus unit having a maximum number of chips to receive and/or send data receives data in a predefined order during multiple sub-transfers. During each data sub-transfer, a corresponding predefined word is transferred to each chip of the bus unit. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CA2142028A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CA2142028A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CA2142028A13</originalsourceid><addsrcrecordid>eNrjZLAJ9nAMcnVRcAoNVvDz99MNdg0MdfUL8XT0UXBxDHFU8A9ycQ3y9HNX8HUN8fB3UXD0A-KAAMcgx5DQYB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEu_saGRoYmRgZOFoaEyEEgCiKyjc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SHARED BUS NON-SEQUENTIAL DATA ORDERING METHOD AND APPARATUS</title><source>esp@cenet</source><creator>MARCELLA, JAMES A ; PAULSON, PEDER J ; DREHMEL, ROBERT A ; KROLAK, DAVID J ; HASELHORST, KENT H ; GROSBACH, LYLE E ; BLACKMON, HERMAN L</creator><creatorcontrib>MARCELLA, JAMES A ; PAULSON, PEDER J ; DREHMEL, ROBERT A ; KROLAK, DAVID J ; HASELHORST, KENT H ; GROSBACH, LYLE E ; BLACKMON, HERMAN L</creatorcontrib><description>A shared bus non-sequential data ordering method and apparatus are provided. A maximum bus width value and a minimum transfer value are identified. A minimumnumber of sub-transfers is identified responsive to the identified maximum bus width value and the minimum transfer value. A bus unit having a maximum number of chips to receive and/or send data receives data in a predefined order during multiple sub-transfers. During each data sub-transfer, a corresponding predefined word is transferred to each chip of the bus unit.</description><edition>6</edition><language>eng ; fre</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1995</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19951002&DB=EPODOC&CC=CA&NR=2142028A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19951002&DB=EPODOC&CC=CA&NR=2142028A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MARCELLA, JAMES A</creatorcontrib><creatorcontrib>PAULSON, PEDER J</creatorcontrib><creatorcontrib>DREHMEL, ROBERT A</creatorcontrib><creatorcontrib>KROLAK, DAVID J</creatorcontrib><creatorcontrib>HASELHORST, KENT H</creatorcontrib><creatorcontrib>GROSBACH, LYLE E</creatorcontrib><creatorcontrib>BLACKMON, HERMAN L</creatorcontrib><title>SHARED BUS NON-SEQUENTIAL DATA ORDERING METHOD AND APPARATUS</title><description>A shared bus non-sequential data ordering method and apparatus are provided. A maximum bus width value and a minimum transfer value are identified. A minimumnumber of sub-transfers is identified responsive to the identified maximum bus width value and the minimum transfer value. A bus unit having a maximum number of chips to receive and/or send data receives data in a predefined order during multiple sub-transfers. During each data sub-transfer, a corresponding predefined word is transferred to each chip of the bus unit.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1995</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAJ9nAMcnVRcAoNVvDz99MNdg0MdfUL8XT0UXBxDHFU8A9ycQ3y9HNX8HUN8fB3UXD0A-KAAMcgx5DQYB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEu_saGRoYmRgZOFoaEyEEgCiKyjc</recordid><startdate>19951002</startdate><enddate>19951002</enddate><creator>MARCELLA, JAMES A</creator><creator>PAULSON, PEDER J</creator><creator>DREHMEL, ROBERT A</creator><creator>KROLAK, DAVID J</creator><creator>HASELHORST, KENT H</creator><creator>GROSBACH, LYLE E</creator><creator>BLACKMON, HERMAN L</creator><scope>EVB</scope></search><sort><creationdate>19951002</creationdate><title>SHARED BUS NON-SEQUENTIAL DATA ORDERING METHOD AND APPARATUS</title><author>MARCELLA, JAMES A ; PAULSON, PEDER J ; DREHMEL, ROBERT A ; KROLAK, DAVID J ; HASELHORST, KENT H ; GROSBACH, LYLE E ; BLACKMON, HERMAN L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CA2142028A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre</language><creationdate>1995</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MARCELLA, JAMES A</creatorcontrib><creatorcontrib>PAULSON, PEDER J</creatorcontrib><creatorcontrib>DREHMEL, ROBERT A</creatorcontrib><creatorcontrib>KROLAK, DAVID J</creatorcontrib><creatorcontrib>HASELHORST, KENT H</creatorcontrib><creatorcontrib>GROSBACH, LYLE E</creatorcontrib><creatorcontrib>BLACKMON, HERMAN L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MARCELLA, JAMES A</au><au>PAULSON, PEDER J</au><au>DREHMEL, ROBERT A</au><au>KROLAK, DAVID J</au><au>HASELHORST, KENT H</au><au>GROSBACH, LYLE E</au><au>BLACKMON, HERMAN L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SHARED BUS NON-SEQUENTIAL DATA ORDERING METHOD AND APPARATUS</title><date>1995-10-02</date><risdate>1995</risdate><abstract>A shared bus non-sequential data ordering method and apparatus are provided. A maximum bus width value and a minimum transfer value are identified. A minimumnumber of sub-transfers is identified responsive to the identified maximum bus width value and the minimum transfer value. A bus unit having a maximum number of chips to receive and/or send data receives data in a predefined order during multiple sub-transfers. During each data sub-transfer, a corresponding predefined word is transferred to each chip of the bus unit.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre |
recordid | cdi_epo_espacenet_CA2142028A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | SHARED BUS NON-SEQUENTIAL DATA ORDERING METHOD AND APPARATUS |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T10%3A41%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MARCELLA,%20JAMES%20A&rft.date=1995-10-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECA2142028A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |