APPARATUS AND METHOD FOR CONTROLLING CELLS INPUT TO ATM NETWORK

An apparatus for controlling cells which are to be input to an ATM switch includes a buffer circuit for storing a cell directed to the ATM switch, and a memory for storing, for each of different calls, the number of cells which are in the ATM switch. The apparatus includes a periodic calculation cir...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TACHIBANA, TETSUO, IWABUCHI, EISUKE
Format: Patent
Sprache:eng ; fre
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TACHIBANA, TETSUO
IWABUCHI, EISUKE
description An apparatus for controlling cells which are to be input to an ATM switch includes a buffer circuit for storing a cell directed to the ATM switch, and a memory for storing, for each of different calls, the number of cells which are in the ATM switch. The apparatus includes a periodic calculation circuit for periodically changing the number of cells for each of the different calls by an operation value, and a control part for determining whether the cell stored in the buffer circuit should be output to the ATM switch or discarded by referring to the number of cells which is stored in the memory and related to the cell stored in the buffer circuit.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CA2053729C</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CA2053729C</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CA2053729C3</originalsourceid><addsrcrecordid>eNrjZLB3DAhwDHIMCQ1WcPRzUfB1DfHwd1Fw8w9ScPb3Cwny9_Hx9HNXcHb18QlW8PQLCA1RCPFXcAzxVfBzDQn3D_LmYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxzo5GBqbG5kaWzsaEVQAA4eopjQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>APPARATUS AND METHOD FOR CONTROLLING CELLS INPUT TO ATM NETWORK</title><source>esp@cenet</source><creator>TACHIBANA, TETSUO ; IWABUCHI, EISUKE</creator><creatorcontrib>TACHIBANA, TETSUO ; IWABUCHI, EISUKE</creatorcontrib><description>An apparatus for controlling cells which are to be input to an ATM switch includes a buffer circuit for storing a cell directed to the ATM switch, and a memory for storing, for each of different calls, the number of cells which are in the ATM switch. The apparatus includes a periodic calculation circuit for periodically changing the number of cells for each of the different calls by an operation value, and a control part for determining whether the cell stored in the buffer circuit should be output to the ATM switch or discarded by referring to the number of cells which is stored in the memory and related to the cell stored in the buffer circuit.</description><edition>6</edition><language>eng ; fre</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; SELECTING ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1998</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19981117&amp;DB=EPODOC&amp;CC=CA&amp;NR=2053729C$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19981117&amp;DB=EPODOC&amp;CC=CA&amp;NR=2053729C$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TACHIBANA, TETSUO</creatorcontrib><creatorcontrib>IWABUCHI, EISUKE</creatorcontrib><title>APPARATUS AND METHOD FOR CONTROLLING CELLS INPUT TO ATM NETWORK</title><description>An apparatus for controlling cells which are to be input to an ATM switch includes a buffer circuit for storing a cell directed to the ATM switch, and a memory for storing, for each of different calls, the number of cells which are in the ATM switch. The apparatus includes a periodic calculation circuit for periodically changing the number of cells for each of the different calls by an operation value, and a control part for determining whether the cell stored in the buffer circuit should be output to the ATM switch or discarded by referring to the number of cells which is stored in the memory and related to the cell stored in the buffer circuit.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>SELECTING</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1998</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB3DAhwDHIMCQ1WcPRzUfB1DfHwd1Fw8w9ScPb3Cwny9_Hx9HNXcHb18QlW8PQLCA1RCPFXcAzxVfBzDQn3D_LmYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxzo5GBqbG5kaWzsaEVQAA4eopjQ</recordid><startdate>19981117</startdate><enddate>19981117</enddate><creator>TACHIBANA, TETSUO</creator><creator>IWABUCHI, EISUKE</creator><scope>EVB</scope></search><sort><creationdate>19981117</creationdate><title>APPARATUS AND METHOD FOR CONTROLLING CELLS INPUT TO ATM NETWORK</title><author>TACHIBANA, TETSUO ; IWABUCHI, EISUKE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CA2053729C3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre</language><creationdate>1998</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>SELECTING</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>TACHIBANA, TETSUO</creatorcontrib><creatorcontrib>IWABUCHI, EISUKE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TACHIBANA, TETSUO</au><au>IWABUCHI, EISUKE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>APPARATUS AND METHOD FOR CONTROLLING CELLS INPUT TO ATM NETWORK</title><date>1998-11-17</date><risdate>1998</risdate><abstract>An apparatus for controlling cells which are to be input to an ATM switch includes a buffer circuit for storing a cell directed to the ATM switch, and a memory for storing, for each of different calls, the number of cells which are in the ATM switch. The apparatus includes a periodic calculation circuit for periodically changing the number of cells for each of the different calls by an operation value, and a control part for determining whether the cell stored in the buffer circuit should be output to the ATM switch or discarded by referring to the number of cells which is stored in the memory and related to the cell stored in the buffer circuit.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre
recordid cdi_epo_espacenet_CA2053729C
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
SELECTING
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title APPARATUS AND METHOD FOR CONTROLLING CELLS INPUT TO ATM NETWORK
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T09%3A35%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TACHIBANA,%20TETSUO&rft.date=1998-11-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECA2053729C%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true