SERIAL STORAGE INTERFACE APPARATUS FOR COUPLING A SERIAL STORAGE MECHANISM TO A DATA PROCESSOR INPUT/OUTPUT BUS

SERIAL STORAGE INTERFACE APPARATUS FOR COUPLING A SERIAL STORAGE MECHANISM TO A DATA PROCESSOR INPUT/OUTPUT BUS

Serial Storage Interface Apparatus For Coupling Serial Storage Mechanism To A Data Processor Input/Output Bus Serial storage interface apparatus for coupling a serial storage mechanism, such as a charge coupled storage device or a magnetic bubble storage device, to a data processor input/output (I/O...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FARRELL, ROBERT H, KOPERDA, FRANCIS R, DIXON, JERRY D
Format: Patent
Sprache:eng ; fre
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FARRELL, ROBERT H
KOPERDA, FRANCIS R
DIXON, JERRY D
description Serial Storage Interface Apparatus For Coupling Serial Storage Mechanism To A Data Processor Input/Output Bus Serial storage interface apparatus for coupling a serial storage mechanism, such as a charge coupled storage device or a magnetic bubble storage device, to a data processor input/output (I/O) bus. Speed control circuitry is provided for causing the serial storage mechanism to operate at a higher speed when the data processor is responding more rapidly to data transfer requests from the interface apparatus and at a lower speed when the data processor is responding less rapidly to data transfer requests from the interface apparatus. This speed adjustment feature reduces the amount of data buffering required for interfacing a serial storage mechanism to an asynchronous variable response time I/O bus system.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CA1163724A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CA1163724A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CA1163724A3</originalsourceid><addsrcrecordid>eNqFi7EKwjAQQLs4iPoN3g-I1Iqdz3hpA20Scpe5FImT2EL9f8zg5OL0hvfeupiYgsEOWFzAhsBYoaBREaD3GFAig3YBlIu-M7YBhJ-jJ9WiNdyDuGxvKAg-OEXM-TPWRzm6KBlwjbwtVo_xuaTdl5tir0lUe0jzNKRlHu_pld6DwrK8VPXpjNX_4gPGNTaq</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SERIAL STORAGE INTERFACE APPARATUS FOR COUPLING A SERIAL STORAGE MECHANISM TO A DATA PROCESSOR INPUT/OUTPUT BUS</title><source>esp@cenet</source><creator>FARRELL, ROBERT H ; KOPERDA, FRANCIS R ; DIXON, JERRY D</creator><creatorcontrib>FARRELL, ROBERT H ; KOPERDA, FRANCIS R ; DIXON, JERRY D</creatorcontrib><description>Serial Storage Interface Apparatus For Coupling Serial Storage Mechanism To A Data Processor Input/Output Bus Serial storage interface apparatus for coupling a serial storage mechanism, such as a charge coupled storage device or a magnetic bubble storage device, to a data processor input/output (I/O) bus. Speed control circuitry is provided for causing the serial storage mechanism to operate at a higher speed when the data processor is responding more rapidly to data transfer requests from the interface apparatus and at a lower speed when the data processor is responding less rapidly to data transfer requests from the interface apparatus. This speed adjustment feature reduces the amount of data buffering required for interfacing a serial storage mechanism to an asynchronous variable response time I/O bus system.</description><edition>3</edition><language>eng ; fre</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1984</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19840313&amp;DB=EPODOC&amp;CC=CA&amp;NR=1163724A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19840313&amp;DB=EPODOC&amp;CC=CA&amp;NR=1163724A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FARRELL, ROBERT H</creatorcontrib><creatorcontrib>KOPERDA, FRANCIS R</creatorcontrib><creatorcontrib>DIXON, JERRY D</creatorcontrib><title>SERIAL STORAGE INTERFACE APPARATUS FOR COUPLING A SERIAL STORAGE MECHANISM TO A DATA PROCESSOR INPUT/OUTPUT BUS</title><description>Serial Storage Interface Apparatus For Coupling Serial Storage Mechanism To A Data Processor Input/Output Bus Serial storage interface apparatus for coupling a serial storage mechanism, such as a charge coupled storage device or a magnetic bubble storage device, to a data processor input/output (I/O) bus. Speed control circuitry is provided for causing the serial storage mechanism to operate at a higher speed when the data processor is responding more rapidly to data transfer requests from the interface apparatus and at a lower speed when the data processor is responding less rapidly to data transfer requests from the interface apparatus. This speed adjustment feature reduces the amount of data buffering required for interfacing a serial storage mechanism to an asynchronous variable response time I/O bus system.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1984</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFi7EKwjAQQLs4iPoN3g-I1Iqdz3hpA20Scpe5FImT2EL9f8zg5OL0hvfeupiYgsEOWFzAhsBYoaBREaD3GFAig3YBlIu-M7YBhJ-jJ9WiNdyDuGxvKAg-OEXM-TPWRzm6KBlwjbwtVo_xuaTdl5tir0lUe0jzNKRlHu_pld6DwrK8VPXpjNX_4gPGNTaq</recordid><startdate>19840313</startdate><enddate>19840313</enddate><creator>FARRELL, ROBERT H</creator><creator>KOPERDA, FRANCIS R</creator><creator>DIXON, JERRY D</creator><scope>EVB</scope></search><sort><creationdate>19840313</creationdate><title>SERIAL STORAGE INTERFACE APPARATUS FOR COUPLING A SERIAL STORAGE MECHANISM TO A DATA PROCESSOR INPUT/OUTPUT BUS</title><author>FARRELL, ROBERT H ; KOPERDA, FRANCIS R ; DIXON, JERRY D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CA1163724A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre</language><creationdate>1984</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>FARRELL, ROBERT H</creatorcontrib><creatorcontrib>KOPERDA, FRANCIS R</creatorcontrib><creatorcontrib>DIXON, JERRY D</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FARRELL, ROBERT H</au><au>KOPERDA, FRANCIS R</au><au>DIXON, JERRY D</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SERIAL STORAGE INTERFACE APPARATUS FOR COUPLING A SERIAL STORAGE MECHANISM TO A DATA PROCESSOR INPUT/OUTPUT BUS</title><date>1984-03-13</date><risdate>1984</risdate><abstract>Serial Storage Interface Apparatus For Coupling Serial Storage Mechanism To A Data Processor Input/Output Bus Serial storage interface apparatus for coupling a serial storage mechanism, such as a charge coupled storage device or a magnetic bubble storage device, to a data processor input/output (I/O) bus. Speed control circuitry is provided for causing the serial storage mechanism to operate at a higher speed when the data processor is responding more rapidly to data transfer requests from the interface apparatus and at a lower speed when the data processor is responding less rapidly to data transfer requests from the interface apparatus. This speed adjustment feature reduces the amount of data buffering required for interfacing a serial storage mechanism to an asynchronous variable response time I/O bus system.</abstract><edition>3</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre
recordid cdi_epo_espacenet_CA1163724A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title SERIAL STORAGE INTERFACE APPARATUS FOR COUPLING A SERIAL STORAGE MECHANISM TO A DATA PROCESSOR INPUT/OUTPUT BUS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T23%3A39%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FARRELL,%20ROBERT%20H&rft.date=1984-03-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECA1163724A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true