DC FREE ENCODING FOR DATA TRANSMISSION SYSTEM

A method and apparatus provide for the elimination of any net DC component from the transmission of binary data sequentially in successive clocked bit cells of a transmission channel wherein logical first bit states, e.g., 0's are normally transmitted as signal transitions relatively early in r...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: MILLER, JERRY W
Format: Patent
Sprache:eng ; fre
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MILLER, JERRY W
description A method and apparatus provide for the elimination of any net DC component from the transmission of binary data sequentially in successive clocked bit cells of a transmission channel wherein logical first bit states, e.g., 0's are normally transmitted as signal transitions relatively early in respective bit cells, preferably at cell edge, and logical second bit states, e.g., 1's are normally transmitted as signal transitions relatively late in respective bit cells, preferably at mid-cell, and any transition relatively early in a bit cell following a transition relatively late in the next preceding bit cell is suppressed. The onset of a sequence of second bit states following a first bit state that might introduce a DC component into the transmitted signal with normal transmission is detected by producing a first indicating signal, and in response to the first indicating signal, the state of a current bit and the state of the next succeeding bit, the transmission of signal transitions is modified to eliminate any DC component. Preferably, the end of a sequence of second bit states that would introduce a DC component is detected by producing a second indicating signal utilized to modify the signal transitions at the end of a troublesome sequence, as by suppressing the transition corresponding to the last second bit state in such a sequence.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CA1152164B</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CA1152164B</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CA1152164B3</originalsourceid><addsrcrecordid>eNrjZNB1cVZwC3J1VXD1c_Z38fRzV3DzD1JwcQxxVAgJcvQL9vUMDvb091MIjgwOcfXlYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxzo6GhqZGhmYmTsaEVQAAE4AkYA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DC FREE ENCODING FOR DATA TRANSMISSION SYSTEM</title><source>esp@cenet</source><creator>MILLER, JERRY W</creator><creatorcontrib>MILLER, JERRY W</creatorcontrib><description>A method and apparatus provide for the elimination of any net DC component from the transmission of binary data sequentially in successive clocked bit cells of a transmission channel wherein logical first bit states, e.g., 0's are normally transmitted as signal transitions relatively early in respective bit cells, preferably at cell edge, and logical second bit states, e.g., 1's are normally transmitted as signal transitions relatively late in respective bit cells, preferably at mid-cell, and any transition relatively early in a bit cell following a transition relatively late in the next preceding bit cell is suppressed. The onset of a sequence of second bit states following a first bit state that might introduce a DC component into the transmitted signal with normal transmission is detected by producing a first indicating signal, and in response to the first indicating signal, the state of a current bit and the state of the next succeeding bit, the transmission of signal transitions is modified to eliminate any DC component. Preferably, the end of a sequence of second bit states that would introduce a DC component is detected by producing a second indicating signal utilized to modify the signal transitions at the end of a troublesome sequence, as by suppressing the transition corresponding to the last second bit state in such a sequence.</description><edition>3</edition><language>eng ; fre</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; INFORMATION STORAGE ; INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1983</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19830816&amp;DB=EPODOC&amp;CC=CA&amp;NR=1152164B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19830816&amp;DB=EPODOC&amp;CC=CA&amp;NR=1152164B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MILLER, JERRY W</creatorcontrib><title>DC FREE ENCODING FOR DATA TRANSMISSION SYSTEM</title><description>A method and apparatus provide for the elimination of any net DC component from the transmission of binary data sequentially in successive clocked bit cells of a transmission channel wherein logical first bit states, e.g., 0's are normally transmitted as signal transitions relatively early in respective bit cells, preferably at cell edge, and logical second bit states, e.g., 1's are normally transmitted as signal transitions relatively late in respective bit cells, preferably at mid-cell, and any transition relatively early in a bit cell following a transition relatively late in the next preceding bit cell is suppressed. The onset of a sequence of second bit states following a first bit state that might introduce a DC component into the transmitted signal with normal transmission is detected by producing a first indicating signal, and in response to the first indicating signal, the state of a current bit and the state of the next succeeding bit, the transmission of signal transitions is modified to eliminate any DC component. Preferably, the end of a sequence of second bit states that would introduce a DC component is detected by producing a second indicating signal utilized to modify the signal transitions at the end of a troublesome sequence, as by suppressing the transition corresponding to the last second bit state in such a sequence.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1983</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB1cVZwC3J1VXD1c_Z38fRzV3DzD1JwcQxxVAgJcvQL9vUMDvb091MIjgwOcfXlYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxzo6GhqZGhmYmTsaEVQAAE4AkYA</recordid><startdate>19830816</startdate><enddate>19830816</enddate><creator>MILLER, JERRY W</creator><scope>EVB</scope></search><sort><creationdate>19830816</creationdate><title>DC FREE ENCODING FOR DATA TRANSMISSION SYSTEM</title><author>MILLER, JERRY W</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CA1152164B3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre</language><creationdate>1983</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>MILLER, JERRY W</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MILLER, JERRY W</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DC FREE ENCODING FOR DATA TRANSMISSION SYSTEM</title><date>1983-08-16</date><risdate>1983</risdate><abstract>A method and apparatus provide for the elimination of any net DC component from the transmission of binary data sequentially in successive clocked bit cells of a transmission channel wherein logical first bit states, e.g., 0's are normally transmitted as signal transitions relatively early in respective bit cells, preferably at cell edge, and logical second bit states, e.g., 1's are normally transmitted as signal transitions relatively late in respective bit cells, preferably at mid-cell, and any transition relatively early in a bit cell following a transition relatively late in the next preceding bit cell is suppressed. The onset of a sequence of second bit states following a first bit state that might introduce a DC component into the transmitted signal with normal transmission is detected by producing a first indicating signal, and in response to the first indicating signal, the state of a current bit and the state of the next succeeding bit, the transmission of signal transitions is modified to eliminate any DC component. Preferably, the end of a sequence of second bit states that would introduce a DC component is detected by producing a second indicating signal utilized to modify the signal transitions at the end of a troublesome sequence, as by suppressing the transition corresponding to the last second bit state in such a sequence.</abstract><edition>3</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre
recordid cdi_epo_espacenet_CA1152164B
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CODE CONVERSION IN GENERAL
CODING
DECODING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
INFORMATION STORAGE
INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER
PHYSICS
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title DC FREE ENCODING FOR DATA TRANSMISSION SYSTEM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T03%3A43%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MILLER,%20JERRY%20W&rft.date=1983-08-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECA1152164B%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true