METHOD OF MAKING AN INTEGRATED FERROELECTRIC DEVICE, AND DEVICE PRODUCED THEREBY

A combined integrated circuit/ferroelectric memory device using Phase III potassium nitrate as the ferroelectric material and which appears in the final device only at the crossover points of the top and bottom electrodes. The method of fabrication may use ion milling and ashing off of remaining res...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: O'KEEFE, JACK, ROHRER, GEORGE A, GODFREY, BRUCE, MCMILLAN, LARRY, PAZ DE ARAUJO, CARLOS
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator O'KEEFE, JACK
ROHRER, GEORGE A
GODFREY, BRUCE
MCMILLAN, LARRY
PAZ DE ARAUJO, CARLOS
description A combined integrated circuit/ferroelectric memory device using Phase III potassium nitrate as the ferroelectric material and which appears in the final device only at the crossover points of the top and bottom electrodes. The method of fabrication may use ion milling and ashing off of remaining resist. A method of making an integrated ferroelectric device comprising the steps of: (a) forming a first non-conductive layer (73) close to decode circuitry (68) of an integrated circuit (60); (b) forming channels (74-80) through layer (73); (c) forming trenches (89-95) in layer (73) next to channels (74-80); (d) completely filling channels (74-80) and partially filling trenches (89-95) with a first metal (98); (e) filling voids in trenches (89-95) with a second non-conductive material (99); (f) planarizing the upper surface (100) of layer (73), metal (98), and material (99); (g) forming a second non-conductive layer (102) on surface (100); (h) forming passages (103-113) through layer (102) next to trenches (89-95); (i) forming a ferroelectric layer (116) to overlie layer (102) and part of metal (98); (j) forming a second metal (117) to overlie layer (116); (k) removing undesired parts of metal (117), layer (116), and layer (102); (l) forming a third metal layer to overlie the remainder (121) of metal (117) and of layer (102), and exposed portions (120) of layer (116) and of first metal (98); and (m) removing undesired portions of the third metal layer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_AU5394086A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>AU5394086A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_AU5394086A3</originalsourceid><addsrcrecordid>eNrjZAjwdQ3x8HdR8HdT8HX09vRzV3D0U_D0C3F1D3IMcXVRcHMNCvJ39XF1DgnydFZwcQ3zdHbVAapxgbIVAoL8XUKdgSpDPFyDXJ0ieRhY0xJzilN5oTQ3g7yba4izh25qQX58anFBYnJqXmpJvGOoqbGliYGFmaMxYRUAgFst1w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD OF MAKING AN INTEGRATED FERROELECTRIC DEVICE, AND DEVICE PRODUCED THEREBY</title><source>esp@cenet</source><creator>O'KEEFE, JACK ; ROHRER, GEORGE A ; GODFREY, BRUCE ; MCMILLAN, LARRY ; PAZ DE ARAUJO, CARLOS</creator><creatorcontrib>O'KEEFE, JACK ; ROHRER, GEORGE A ; GODFREY, BRUCE ; MCMILLAN, LARRY ; PAZ DE ARAUJO, CARLOS</creatorcontrib><description>A combined integrated circuit/ferroelectric memory device using Phase III potassium nitrate as the ferroelectric material and which appears in the final device only at the crossover points of the top and bottom electrodes. The method of fabrication may use ion milling and ashing off of remaining resist. A method of making an integrated ferroelectric device comprising the steps of: (a) forming a first non-conductive layer (73) close to decode circuitry (68) of an integrated circuit (60); (b) forming channels (74-80) through layer (73); (c) forming trenches (89-95) in layer (73) next to channels (74-80); (d) completely filling channels (74-80) and partially filling trenches (89-95) with a first metal (98); (e) filling voids in trenches (89-95) with a second non-conductive material (99); (f) planarizing the upper surface (100) of layer (73), metal (98), and material (99); (g) forming a second non-conductive layer (102) on surface (100); (h) forming passages (103-113) through layer (102) next to trenches (89-95); (i) forming a ferroelectric layer (116) to overlie layer (102) and part of metal (98); (j) forming a second metal (117) to overlie layer (116); (k) removing undesired parts of metal (117), layer (116), and layer (102); (l) forming a third metal layer to overlie the remainder (121) of metal (117) and of layer (102), and exposed portions (120) of layer (116) and of first metal (98); and (m) removing undesired portions of the third metal layer.</description><edition>4</edition><language>eng</language><subject>ELECTRICITY</subject><creationdate>1986</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19860813&amp;DB=EPODOC&amp;CC=AU&amp;NR=5394086A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19860813&amp;DB=EPODOC&amp;CC=AU&amp;NR=5394086A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>O'KEEFE, JACK</creatorcontrib><creatorcontrib>ROHRER, GEORGE A</creatorcontrib><creatorcontrib>GODFREY, BRUCE</creatorcontrib><creatorcontrib>MCMILLAN, LARRY</creatorcontrib><creatorcontrib>PAZ DE ARAUJO, CARLOS</creatorcontrib><title>METHOD OF MAKING AN INTEGRATED FERROELECTRIC DEVICE, AND DEVICE PRODUCED THEREBY</title><description>A combined integrated circuit/ferroelectric memory device using Phase III potassium nitrate as the ferroelectric material and which appears in the final device only at the crossover points of the top and bottom electrodes. The method of fabrication may use ion milling and ashing off of remaining resist. A method of making an integrated ferroelectric device comprising the steps of: (a) forming a first non-conductive layer (73) close to decode circuitry (68) of an integrated circuit (60); (b) forming channels (74-80) through layer (73); (c) forming trenches (89-95) in layer (73) next to channels (74-80); (d) completely filling channels (74-80) and partially filling trenches (89-95) with a first metal (98); (e) filling voids in trenches (89-95) with a second non-conductive material (99); (f) planarizing the upper surface (100) of layer (73), metal (98), and material (99); (g) forming a second non-conductive layer (102) on surface (100); (h) forming passages (103-113) through layer (102) next to trenches (89-95); (i) forming a ferroelectric layer (116) to overlie layer (102) and part of metal (98); (j) forming a second metal (117) to overlie layer (116); (k) removing undesired parts of metal (117), layer (116), and layer (102); (l) forming a third metal layer to overlie the remainder (121) of metal (117) and of layer (102), and exposed portions (120) of layer (116) and of first metal (98); and (m) removing undesired portions of the third metal layer.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1986</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAjwdQ3x8HdR8HdT8HX09vRzV3D0U_D0C3F1D3IMcXVRcHMNCvJ39XF1DgnydFZwcQ3zdHbVAapxgbIVAoL8XUKdgSpDPFyDXJ0ieRhY0xJzilN5oTQ3g7yba4izh25qQX58anFBYnJqXmpJvGOoqbGliYGFmaMxYRUAgFst1w</recordid><startdate>19860813</startdate><enddate>19860813</enddate><creator>O'KEEFE, JACK</creator><creator>ROHRER, GEORGE A</creator><creator>GODFREY, BRUCE</creator><creator>MCMILLAN, LARRY</creator><creator>PAZ DE ARAUJO, CARLOS</creator><scope>EVB</scope></search><sort><creationdate>19860813</creationdate><title>METHOD OF MAKING AN INTEGRATED FERROELECTRIC DEVICE, AND DEVICE PRODUCED THEREBY</title><author>O'KEEFE, JACK ; ROHRER, GEORGE A ; GODFREY, BRUCE ; MCMILLAN, LARRY ; PAZ DE ARAUJO, CARLOS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_AU5394086A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1986</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>O'KEEFE, JACK</creatorcontrib><creatorcontrib>ROHRER, GEORGE A</creatorcontrib><creatorcontrib>GODFREY, BRUCE</creatorcontrib><creatorcontrib>MCMILLAN, LARRY</creatorcontrib><creatorcontrib>PAZ DE ARAUJO, CARLOS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>O'KEEFE, JACK</au><au>ROHRER, GEORGE A</au><au>GODFREY, BRUCE</au><au>MCMILLAN, LARRY</au><au>PAZ DE ARAUJO, CARLOS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD OF MAKING AN INTEGRATED FERROELECTRIC DEVICE, AND DEVICE PRODUCED THEREBY</title><date>1986-08-13</date><risdate>1986</risdate><abstract>A combined integrated circuit/ferroelectric memory device using Phase III potassium nitrate as the ferroelectric material and which appears in the final device only at the crossover points of the top and bottom electrodes. The method of fabrication may use ion milling and ashing off of remaining resist. A method of making an integrated ferroelectric device comprising the steps of: (a) forming a first non-conductive layer (73) close to decode circuitry (68) of an integrated circuit (60); (b) forming channels (74-80) through layer (73); (c) forming trenches (89-95) in layer (73) next to channels (74-80); (d) completely filling channels (74-80) and partially filling trenches (89-95) with a first metal (98); (e) filling voids in trenches (89-95) with a second non-conductive material (99); (f) planarizing the upper surface (100) of layer (73), metal (98), and material (99); (g) forming a second non-conductive layer (102) on surface (100); (h) forming passages (103-113) through layer (102) next to trenches (89-95); (i) forming a ferroelectric layer (116) to overlie layer (102) and part of metal (98); (j) forming a second metal (117) to overlie layer (116); (k) removing undesired parts of metal (117), layer (116), and layer (102); (l) forming a third metal layer to overlie the remainder (121) of metal (117) and of layer (102), and exposed portions (120) of layer (116) and of first metal (98); and (m) removing undesired portions of the third metal layer.</abstract><edition>4</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_AU5394086A
source esp@cenet
subjects ELECTRICITY
title METHOD OF MAKING AN INTEGRATED FERROELECTRIC DEVICE, AND DEVICE PRODUCED THEREBY
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T21%3A56%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=O'KEEFE,%20JACK&rft.date=1986-08-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EAU5394086A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true