Neural network weight distribution from a grid of memory elements

Neural inference chips for computing neural activations are provided. In various embodiments, a neural inference chip comprises at least one neural core, a memory array, an instruction buffer, and an instruction memory. The instruction buffer has a position corresponding to each of a plurality of el...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MODHA, Dharmendra, TABA, Brian Seisho, ARTHUR, John Vernon, ORTEGA OTERO, Carlos, NAYAK, Tapan, AKOPYAN, Filipp, SAWADA, Jun, DATTA, Pallab, CASSIDY, Andrew Stephen
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!