Determining critical timing paths in a superconducting circuit design

Systems and methods for determining critical timing paths in a superconducting circuit design including Josephson junctions are provided. An example method includes providing timing information concerning a plurality of source terminals of at least one logic gate coupled with a first sink terminal o...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	ACCISANO, Paul, RENERIS, Kenneth, KUPFERSCHMIDT, Mark G, SCHNEIDER, Janet L
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS PULSE TECHNIQUE
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	ACCISANO, Paul RENERIS, Kenneth KUPFERSCHMIDT, Mark G SCHNEIDER, Janet L
description	Systems and methods for determining critical timing paths in a superconducting circuit design including Josephson junctions are provided. An example method includes providing timing information concerning a plurality of source terminals of at least one logic gate coupled with a first sink terminal of the at least one logic gate. The method further includes using a processor, determining whether, in view of the timing information, the first sink terminal is reachable by a single flux quantum, SFQ, pulse within a predetermined range of arrival time based on an assigned first phase to the at least one logic gate.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_AU2020316890A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>AU2020316890A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_AU2020316890A13</originalsourceid><addsrcrecordid>eNrjZHB1SS1JLcrNzMvMS1dILsosyUxOzFEoycwF8QsSSzKKFTLzFBIViksLUouS8_NSSpNLwEozi5JLM0sUUlKLM9PzeBhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJvGOokYGRgbGhmYWlgaOhMXGqAO3WNGU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Determining critical timing paths in a superconducting circuit design</title><source>esp@cenet</source><creator>ACCISANO, Paul ; RENERIS, Kenneth ; KUPFERSCHMIDT, Mark G ; SCHNEIDER, Janet L</creator><creatorcontrib>ACCISANO, Paul ; RENERIS, Kenneth ; KUPFERSCHMIDT, Mark G ; SCHNEIDER, Janet L</creatorcontrib><description>Systems and methods for determining critical timing paths in a superconducting circuit design including Josephson junctions are provided. An example method includes providing timing information concerning a plurality of source terminals of at least one logic gate coupled with a first sink terminal of the at least one logic gate. The method further includes using a processor, determining whether, in view of the timing information, the first sink terminal is reachable by a single flux quantum, SFQ, pulse within a predetermined range of arrival time based on an assigned first phase to the at least one logic gate.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220106&DB=EPODOC&CC=AU&NR=2020316890A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220106&DB=EPODOC&CC=AU&NR=2020316890A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ACCISANO, Paul</creatorcontrib><creatorcontrib>RENERIS, Kenneth</creatorcontrib><creatorcontrib>KUPFERSCHMIDT, Mark G</creatorcontrib><creatorcontrib>SCHNEIDER, Janet L</creatorcontrib><title>Determining critical timing paths in a superconducting circuit design</title><description>Systems and methods for determining critical timing paths in a superconducting circuit design including Josephson junctions are provided. An example method includes providing timing information concerning a plurality of source terminals of at least one logic gate coupled with a first sink terminal of the at least one logic gate. The method further includes using a processor, determining whether, in view of the timing information, the first sink terminal is reachable by a single flux quantum, SFQ, pulse within a predetermined range of arrival time based on an assigned first phase to the at least one logic gate.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB1SS1JLcrNzMvMS1dILsosyUxOzFEoycwF8QsSSzKKFTLzFBIViksLUouS8_NSSpNLwEozi5JLM0sUUlKLM9PzeBhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJvGOokYGRgbGhmYWlgaOhMXGqAO3WNGU</recordid><startdate>20220106</startdate><enddate>20220106</enddate><creator>ACCISANO, Paul</creator><creator>RENERIS, Kenneth</creator><creator>KUPFERSCHMIDT, Mark G</creator><creator>SCHNEIDER, Janet L</creator><scope>EVB</scope></search><sort><creationdate>20220106</creationdate><title>Determining critical timing paths in a superconducting circuit design</title><author>ACCISANO, Paul ; RENERIS, Kenneth ; KUPFERSCHMIDT, Mark G ; SCHNEIDER, Janet L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_AU2020316890A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>ACCISANO, Paul</creatorcontrib><creatorcontrib>RENERIS, Kenneth</creatorcontrib><creatorcontrib>KUPFERSCHMIDT, Mark G</creatorcontrib><creatorcontrib>SCHNEIDER, Janet L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ACCISANO, Paul</au><au>RENERIS, Kenneth</au><au>KUPFERSCHMIDT, Mark G</au><au>SCHNEIDER, Janet L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Determining critical timing paths in a superconducting circuit design</title><date>2022-01-06</date><risdate>2022</risdate><abstract>Systems and methods for determining critical timing paths in a superconducting circuit design including Josephson junctions are provided. An example method includes providing timing information concerning a plurality of source terminals of at least one logic gate coupled with a first sink terminal of the at least one logic gate. The method further includes using a processor, determining whether, in view of the timing information, the first sink terminal is reachable by a single flux quantum, SFQ, pulse within a predetermined range of arrival time based on an assigned first phase to the at least one logic gate.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_AU2020316890A1
source	esp@cenet
subjects	BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS PULSE TECHNIQUE
title	Determining critical timing paths in a superconducting circuit design
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T13%3A41%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ACCISANO,%20Paul&rft.date=2022-01-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EAU2020316890A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true