RF POWER AMPLIFIER EMPLOYING BIAS CIRCUIT TOPOLOGIES FOR MINIMIZATION OF RF AMPLIFIER MEMORY EFFECTS

RF POWER AMPLIFIER EMPLOYING BIAS CIRCUIT TOPOLOGIES FOR MINIMIZATION OF RF AMPLIFIER MEMORY EFFECTS

An RF power amplifier having reduced memory effects is disclosed. This is achieved by a novel design of the DC supply feed network to achieve low impedance across video frequencies, whilst maintaining the correct RF output matching. One or more transmission zeros are provided in the bias circuit tra...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GARETH SPILLER, NIKOLAI MASLENNIKOV, AHMAD KHANIFAR
Format: Patent
Sprache:eng
Schlagworte:
AMPLIFIERS
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GARETH SPILLER
NIKOLAI MASLENNIKOV
AHMAD KHANIFAR
description An RF power amplifier having reduced memory effects is disclosed. This is achieved by a novel design of the DC supply feed network to achieve low impedance across video frequencies, whilst maintaining the correct RF output matching. One or more transmission zeros are provided in the bias circuit transfer function, which are positioned in the video bandwidth so as to provide low and relatively constant impedance across the video bandwidth. Also, a parallel DC feed line may be employed to reduce impedance across the video bandwidth. The reduction in memory effects allows improved performance of predistortion linearization techniques and an implementation in a feed forward amplifier employing predistortion linearization is also disclosed.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_AU2003228615A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>AU2003228615A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_AU2003228615A13</originalsourceid><addsrcrecordid>eNqNjD0LwjAQQLs4iPofDpyFfqB0jeGuHjS5kKZIXUrROIkW6v_HDoKr03vD4y2TmydwckYPyriaiWfD2aRjW8GRVQOavW45QBAntVSMDZB4MGzZ8EUFFgtCMI9-C4NGfAdIhDo062RxHx5T3Hy5SraEQZ92cXz1cRqHa3zGd6_aPE2LPC8P2V5lxX_VBzdCNXw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RF POWER AMPLIFIER EMPLOYING BIAS CIRCUIT TOPOLOGIES FOR MINIMIZATION OF RF AMPLIFIER MEMORY EFFECTS</title><source>esp@cenet</source><creator>GARETH SPILLER ; NIKOLAI MASLENNIKOV ; AHMAD KHANIFAR</creator><creatorcontrib>GARETH SPILLER ; NIKOLAI MASLENNIKOV ; AHMAD KHANIFAR</creatorcontrib><description>An RF power amplifier having reduced memory effects is disclosed. This is achieved by a novel design of the DC supply feed network to achieve low impedance across video frequencies, whilst maintaining the correct RF output matching. One or more transmission zeros are provided in the bias circuit transfer function, which are positioned in the video bandwidth so as to provide low and relatively constant impedance across the video bandwidth. Also, a parallel DC feed line may be employed to reduce impedance across the video bandwidth. The reduction in memory effects allows improved performance of predistortion linearization techniques and an implementation in a feed forward amplifier employing predistortion linearization is also disclosed.</description><language>eng</language><subject>AMPLIFIERS ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20031110&amp;DB=EPODOC&amp;CC=AU&amp;NR=2003228615A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20031110&amp;DB=EPODOC&amp;CC=AU&amp;NR=2003228615A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GARETH SPILLER</creatorcontrib><creatorcontrib>NIKOLAI MASLENNIKOV</creatorcontrib><creatorcontrib>AHMAD KHANIFAR</creatorcontrib><title>RF POWER AMPLIFIER EMPLOYING BIAS CIRCUIT TOPOLOGIES FOR MINIMIZATION OF RF AMPLIFIER MEMORY EFFECTS</title><description>An RF power amplifier having reduced memory effects is disclosed. This is achieved by a novel design of the DC supply feed network to achieve low impedance across video frequencies, whilst maintaining the correct RF output matching. One or more transmission zeros are provided in the bias circuit transfer function, which are positioned in the video bandwidth so as to provide low and relatively constant impedance across the video bandwidth. Also, a parallel DC feed line may be employed to reduce impedance across the video bandwidth. The reduction in memory effects allows improved performance of predistortion linearization techniques and an implementation in a feed forward amplifier employing predistortion linearization is also disclosed.</description><subject>AMPLIFIERS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjD0LwjAQQLs4iPofDpyFfqB0jeGuHjS5kKZIXUrROIkW6v_HDoKr03vD4y2TmydwckYPyriaiWfD2aRjW8GRVQOavW45QBAntVSMDZB4MGzZ8EUFFgtCMI9-C4NGfAdIhDo062RxHx5T3Hy5SraEQZ92cXz1cRqHa3zGd6_aPE2LPC8P2V5lxX_VBzdCNXw</recordid><startdate>20031110</startdate><enddate>20031110</enddate><creator>GARETH SPILLER</creator><creator>NIKOLAI MASLENNIKOV</creator><creator>AHMAD KHANIFAR</creator><scope>EVB</scope></search><sort><creationdate>20031110</creationdate><title>RF POWER AMPLIFIER EMPLOYING BIAS CIRCUIT TOPOLOGIES FOR MINIMIZATION OF RF AMPLIFIER MEMORY EFFECTS</title><author>GARETH SPILLER ; NIKOLAI MASLENNIKOV ; AHMAD KHANIFAR</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_AU2003228615A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><topic>AMPLIFIERS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>GARETH SPILLER</creatorcontrib><creatorcontrib>NIKOLAI MASLENNIKOV</creatorcontrib><creatorcontrib>AHMAD KHANIFAR</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GARETH SPILLER</au><au>NIKOLAI MASLENNIKOV</au><au>AHMAD KHANIFAR</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RF POWER AMPLIFIER EMPLOYING BIAS CIRCUIT TOPOLOGIES FOR MINIMIZATION OF RF AMPLIFIER MEMORY EFFECTS</title><date>2003-11-10</date><risdate>2003</risdate><abstract>An RF power amplifier having reduced memory effects is disclosed. This is achieved by a novel design of the DC supply feed network to achieve low impedance across video frequencies, whilst maintaining the correct RF output matching. One or more transmission zeros are provided in the bias circuit transfer function, which are positioned in the video bandwidth so as to provide low and relatively constant impedance across the video bandwidth. Also, a parallel DC feed line may be employed to reduce impedance across the video bandwidth. The reduction in memory effects allows improved performance of predistortion linearization techniques and an implementation in a feed forward amplifier employing predistortion linearization is also disclosed.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_AU2003228615A1
source esp@cenet
subjects AMPLIFIERS
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
title RF POWER AMPLIFIER EMPLOYING BIAS CIRCUIT TOPOLOGIES FOR MINIMIZATION OF RF AMPLIFIER MEMORY EFFECTS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T18%3A07%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GARETH%20SPILLER&rft.date=2003-11-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EAU2003228615A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true