MULTITHREAD EINGEBETTETER PROZESSOR MIT EIN- AUSGABE FÄHIGKEIT
An embedded processor system having a single-chip embedded microprocessor with analog and digital electrical interfaces to external systems. A novel processor core uses pipelined execution of multiple independent or dependent concurrent threads, together with supervisory control for monitoring and c...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | BROUGHTON, COLIN JACOBSEN, PHILLIP SOBOTA, JOHN GOSIOR, JASON |
description | An embedded processor system having a single-chip embedded microprocessor with analog and digital electrical interfaces to external systems. A novel processor core uses pipelined execution of multiple independent or dependent concurrent threads, together with supervisory control for monitoring and controlling the processor thread state and access to other components. The pipeline enables simultaneous execution of multiple threads by selectively avoiding memory or peripheral access conflicts through the types of pipeline stages chosen and the use of dual and tri-port memory techniques. The single processor core executes one or multiple instruction streams on multiple data streams in various combinations under the control of single or multiple threads. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_ATE484793TT1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>ATE484793TT1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_ATE484793TT13</originalsourceid><addsrcrecordid>eNrjZLD3DfUJ8QzxCHJ1dFFw9fRzd3VyDQlxDXENUggI8o9yDQ72D1Lw9QwByekqOIYGuzs6uSq4HW7x8HT3dvUM4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8Y4hriYWJuaWxiEhhsbEqAEA9Vwr7A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTITHREAD EINGEBETTETER PROZESSOR MIT EIN- AUSGABE FÄHIGKEIT</title><source>esp@cenet</source><creator>BROUGHTON, COLIN ; JACOBSEN, PHILLIP ; SOBOTA, JOHN ; GOSIOR, JASON</creator><creatorcontrib>BROUGHTON, COLIN ; JACOBSEN, PHILLIP ; SOBOTA, JOHN ; GOSIOR, JASON</creatorcontrib><description>An embedded processor system having a single-chip embedded microprocessor with analog and digital electrical interfaces to external systems. A novel processor core uses pipelined execution of multiple independent or dependent concurrent threads, together with supervisory control for monitoring and controlling the processor thread state and access to other components. The pipeline enables simultaneous execution of multiple threads by selectively avoiding memory or peripheral access conflicts through the types of pipeline stages chosen and the use of dual and tri-port memory techniques. The single processor core executes one or multiple instruction streams on multiple data streams in various combinations under the control of single or multiple threads.</description><language>ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101015&DB=EPODOC&CC=AT&NR=E484793T1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101015&DB=EPODOC&CC=AT&NR=E484793T1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BROUGHTON, COLIN</creatorcontrib><creatorcontrib>JACOBSEN, PHILLIP</creatorcontrib><creatorcontrib>SOBOTA, JOHN</creatorcontrib><creatorcontrib>GOSIOR, JASON</creatorcontrib><title>MULTITHREAD EINGEBETTETER PROZESSOR MIT EIN- AUSGABE FÄHIGKEIT</title><description>An embedded processor system having a single-chip embedded microprocessor with analog and digital electrical interfaces to external systems. A novel processor core uses pipelined execution of multiple independent or dependent concurrent threads, together with supervisory control for monitoring and controlling the processor thread state and access to other components. The pipeline enables simultaneous execution of multiple threads by selectively avoiding memory or peripheral access conflicts through the types of pipeline stages chosen and the use of dual and tri-port memory techniques. The single processor core executes one or multiple instruction streams on multiple data streams in various combinations under the control of single or multiple threads.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD3DfUJ8QzxCHJ1dFFw9fRzd3VyDQlxDXENUggI8o9yDQ72D1Lw9QwByekqOIYGuzs6uSq4HW7x8HT3dvUM4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8Y4hriYWJuaWxiEhhsbEqAEA9Vwr7A</recordid><startdate>20101015</startdate><enddate>20101015</enddate><creator>BROUGHTON, COLIN</creator><creator>JACOBSEN, PHILLIP</creator><creator>SOBOTA, JOHN</creator><creator>GOSIOR, JASON</creator><scope>EVB</scope></search><sort><creationdate>20101015</creationdate><title>MULTITHREAD EINGEBETTETER PROZESSOR MIT EIN- AUSGABE FÄHIGKEIT</title><author>BROUGHTON, COLIN ; JACOBSEN, PHILLIP ; SOBOTA, JOHN ; GOSIOR, JASON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_ATE484793TT13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>ger</language><creationdate>2010</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BROUGHTON, COLIN</creatorcontrib><creatorcontrib>JACOBSEN, PHILLIP</creatorcontrib><creatorcontrib>SOBOTA, JOHN</creatorcontrib><creatorcontrib>GOSIOR, JASON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BROUGHTON, COLIN</au><au>JACOBSEN, PHILLIP</au><au>SOBOTA, JOHN</au><au>GOSIOR, JASON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTITHREAD EINGEBETTETER PROZESSOR MIT EIN- AUSGABE FÄHIGKEIT</title><date>2010-10-15</date><risdate>2010</risdate><abstract>An embedded processor system having a single-chip embedded microprocessor with analog and digital electrical interfaces to external systems. A novel processor core uses pipelined execution of multiple independent or dependent concurrent threads, together with supervisory control for monitoring and controlling the processor thread state and access to other components. The pipeline enables simultaneous execution of multiple threads by selectively avoiding memory or peripheral access conflicts through the types of pipeline stages chosen and the use of dual and tri-port memory techniques. The single processor core executes one or multiple instruction streams on multiple data streams in various combinations under the control of single or multiple threads.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | ger |
recordid | cdi_epo_espacenet_ATE484793TT1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | MULTITHREAD EINGEBETTETER PROZESSOR MIT EIN- AUSGABE FÄHIGKEIT |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T06%3A52%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BROUGHTON,%20COLIN&rft.date=2010-10-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EATE484793TT1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |