LEITERPLATTENSUBSTRAT MIT HOHER DICHTE UND HERSTELLUNGSMETHODE
The present invention is a method and apparatus for providing an electrical substrate. The electrical substrate comprises a dielectric layer having a surface roughness of no greater than 6.0 microns. A first conductive layer is attached to the dielectric layer. In one embodiment, the dielectric laye...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ZARECKI, COREY, J ANDROFF, NANCY, M., W HEIN, MARC, D POMMER, RICHARD, J GOTRO, JEFFREY, T |
| description | The present invention is a method and apparatus for providing an electrical substrate. The electrical substrate comprises a dielectric layer having a surface roughness of no greater than 6.0 microns. A first conductive layer is attached to the dielectric layer. In one embodiment, the dielectric layer comprises a laminate that comprises a cloth having a uniform weave and a resin that is consistently impregnated within the uniform weave. A removable layer may be attached to the laminate and removed prior to metallizing of the first conductive layer. Various embodiments are described. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_ATE339873TT1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>ATE339873TT1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_ATE339873TT13</originalsourceid><addsrcrecordid>eNrjZLDzcfUMcQ0K8HEMCXH1Cw51Cg4JcgxR8PUMUfDw93ANUnDxdPYIcVUI9XNRAHKDQ1x9fEL93IN9XUM8_F1ceRhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvGOIq7GxpYW5cUiIoTExagC0kStc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LEITERPLATTENSUBSTRAT MIT HOHER DICHTE UND HERSTELLUNGSMETHODE</title><source>esp@cenet</source><creator>ZARECKI, COREY, J ; ANDROFF, NANCY, M., W ; HEIN, MARC, D ; POMMER, RICHARD, J ; GOTRO, JEFFREY, T</creator><creatorcontrib>ZARECKI, COREY, J ; ANDROFF, NANCY, M., W ; HEIN, MARC, D ; POMMER, RICHARD, J ; GOTRO, JEFFREY, T</creatorcontrib><description>The present invention is a method and apparatus for providing an electrical substrate. The electrical substrate comprises a dielectric layer having a surface roughness of no greater than 6.0 microns. A first conductive layer is attached to the dielectric layer. In one embodiment, the dielectric layer comprises a laminate that comprises a cloth having a uniform weave and a resin that is consistently impregnated within the uniform weave. A removable layer may be attached to the laminate and removed prior to metallizing of the first conductive layer. Various embodiments are described.</description><edition>7</edition><language>ger</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20061015&DB=EPODOC&CC=AT&NR=E339873T1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20061015&DB=EPODOC&CC=AT&NR=E339873T1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZARECKI, COREY, J</creatorcontrib><creatorcontrib>ANDROFF, NANCY, M., W</creatorcontrib><creatorcontrib>HEIN, MARC, D</creatorcontrib><creatorcontrib>POMMER, RICHARD, J</creatorcontrib><creatorcontrib>GOTRO, JEFFREY, T</creatorcontrib><title>LEITERPLATTENSUBSTRAT MIT HOHER DICHTE UND HERSTELLUNGSMETHODE</title><description>The present invention is a method and apparatus for providing an electrical substrate. The electrical substrate comprises a dielectric layer having a surface roughness of no greater than 6.0 microns. A first conductive layer is attached to the dielectric layer. In one embodiment, the dielectric layer comprises a laminate that comprises a cloth having a uniform weave and a resin that is consistently impregnated within the uniform weave. A removable layer may be attached to the laminate and removed prior to metallizing of the first conductive layer. Various embodiments are described.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDzcfUMcQ0K8HEMCXH1Cw51Cg4JcgxR8PUMUfDw93ANUnDxdPYIcVUI9XNRAHKDQ1x9fEL93IN9XUM8_F1ceRhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvGOIq7GxpYW5cUiIoTExagC0kStc</recordid><startdate>20061015</startdate><enddate>20061015</enddate><creator>ZARECKI, COREY, J</creator><creator>ANDROFF, NANCY, M., W</creator><creator>HEIN, MARC, D</creator><creator>POMMER, RICHARD, J</creator><creator>GOTRO, JEFFREY, T</creator><scope>EVB</scope></search><sort><creationdate>20061015</creationdate><title>LEITERPLATTENSUBSTRAT MIT HOHER DICHTE UND HERSTELLUNGSMETHODE</title><author>ZARECKI, COREY, J ; ANDROFF, NANCY, M., W ; HEIN, MARC, D ; POMMER, RICHARD, J ; GOTRO, JEFFREY, T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_ATE339873TT13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>ger</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ZARECKI, COREY, J</creatorcontrib><creatorcontrib>ANDROFF, NANCY, M., W</creatorcontrib><creatorcontrib>HEIN, MARC, D</creatorcontrib><creatorcontrib>POMMER, RICHARD, J</creatorcontrib><creatorcontrib>GOTRO, JEFFREY, T</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZARECKI, COREY, J</au><au>ANDROFF, NANCY, M., W</au><au>HEIN, MARC, D</au><au>POMMER, RICHARD, J</au><au>GOTRO, JEFFREY, T</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LEITERPLATTENSUBSTRAT MIT HOHER DICHTE UND HERSTELLUNGSMETHODE</title><date>2006-10-15</date><risdate>2006</risdate><abstract>The present invention is a method and apparatus for providing an electrical substrate. The electrical substrate comprises a dielectric layer having a surface roughness of no greater than 6.0 microns. A first conductive layer is attached to the dielectric layer. In one embodiment, the dielectric layer comprises a laminate that comprises a cloth having a uniform weave and a resin that is consistently impregnated within the uniform weave. A removable layer may be attached to the laminate and removed prior to metallizing of the first conductive layer. Various embodiments are described.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | ger |
| recordid | cdi_epo_espacenet_ATE339873TT1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS SEMICONDUCTOR DEVICES |
| title | LEITERPLATTENSUBSTRAT MIT HOHER DICHTE UND HERSTELLUNGSMETHODE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T10%3A52%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZARECKI,%20COREY,%20J&rft.date=2006-10-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EATE339873TT1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |