Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays

Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays

Integrated flow cell array (FCA) is an emerging technology, targeting the cooling and power delivery challenges of modern 2D/3D Multi-Processor Systems-on-Chip (MPSoCs). In FCA, electrolytic solutions are pumped through microchannels etched in the silicon of the chips, removing heat from the system,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Andreev, Artem, Kaplan, Fulya, Zapater Sancho, Marina, Coskun, Ayse K, Atienza Alonso, David
Format: Web Resource
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Andreev, Artem
Kaplan, Fulya
Zapater Sancho, Marina
Coskun, Ayse K
Atienza Alonso, David
description Integrated flow cell array (FCA) is an emerging technology, targeting the cooling and power delivery challenges of modern 2D/3D Multi-Processor Systems-on-Chip (MPSoCs). In FCA, electrolytic solutions are pumped through microchannels etched in the silicon of the chips, removing heat from the system, while, at the same time, generating power on-chip. In this work, we explore the impact of FCA system design on various 3D architectures and propose a methodology to optimize a 3D MPSoC with integrated FCA to run a given workload in the most energy-efficient way. Our results show that an optimized configuration can save up to 50% energy with respect to sub-optimal 3D MPSoC configurations.
doi_str_mv 10.1145/3218603.3218606
format Web Resource
fullrecord <record><control><sourceid>epfl_F1K</sourceid><recordid>TN_cdi_epfl_infoscience_oai_infoscience_epfl_ch_255572</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>oai_infoscience_epfl_ch_255572</sourcerecordid><originalsourceid>FETCH-epfl_infoscience_oai_infoscience_epfl_ch_2555723</originalsourceid><addsrcrecordid>eNqdi7EKwjAUALM4iDq7vh9IbVpbXaW16CAKujiVUF_bB2lSkkjRrxfUxdXpOLhjbC7CQIhlsogjsU7DOPgwHbNrjo4aDcfeU0dP6cloMDXEORzuyhM_WVOhc8bC-eE8dtxonrXUw0C-hb322Fjp8QaFMgNkqBRsrJUPN2WjWiqHsy8nLC22l2zHsa9VSbo2riLUFZZG0o-_g6otoyRJVlH89_gCnrFRZw</addsrcrecordid><sourcetype>Institutional Repository</sourcetype><iscdi>true</iscdi><recordtype>web_resource</recordtype></control><display><type>web_resource</type><title>Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays</title><source>Infoscience: EPF Lausanne</source><creator>Andreev, Artem ; Kaplan, Fulya ; Zapater Sancho, Marina ; Coskun, Ayse K ; Atienza Alonso, David</creator><creatorcontrib>Andreev, Artem ; Kaplan, Fulya ; Zapater Sancho, Marina ; Coskun, Ayse K ; Atienza Alonso, David</creatorcontrib><description>Integrated flow cell array (FCA) is an emerging technology, targeting the cooling and power delivery challenges of modern 2D/3D Multi-Processor Systems-on-Chip (MPSoCs). In FCA, electrolytic solutions are pumped through microchannels etched in the silicon of the chips, removing heat from the system, while, at the same time, generating power on-chip. In this work, we explore the impact of FCA system design on various 3D architectures and propose a methodology to optimize a 3D MPSoC with integrated FCA to run a given workload in the most energy-efficient way. Our results show that an optimized configuration can save up to 50% energy with respect to sub-optimal 3D MPSoC configurations.</description><identifier>DOI: 10.1145/3218603.3218606</identifier><language>eng</language><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>315,776,27837</link.rule.ids><linktorsrc>$$Uhttp://infoscience.epfl.ch/record/255572$$EView_record_in_EPF_Lausanne$$FView_record_in_$$GEPF_Lausanne$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Andreev, Artem</creatorcontrib><creatorcontrib>Kaplan, Fulya</creatorcontrib><creatorcontrib>Zapater Sancho, Marina</creatorcontrib><creatorcontrib>Coskun, Ayse K</creatorcontrib><creatorcontrib>Atienza Alonso, David</creatorcontrib><title>Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays</title><description>Integrated flow cell array (FCA) is an emerging technology, targeting the cooling and power delivery challenges of modern 2D/3D Multi-Processor Systems-on-Chip (MPSoCs). In FCA, electrolytic solutions are pumped through microchannels etched in the silicon of the chips, removing heat from the system, while, at the same time, generating power on-chip. In this work, we explore the impact of FCA system design on various 3D architectures and propose a methodology to optimize a 3D MPSoC with integrated FCA to run a given workload in the most energy-efficient way. Our results show that an optimized configuration can save up to 50% energy with respect to sub-optimal 3D MPSoC configurations.</description><fulltext>true</fulltext><rsrctype>web_resource</rsrctype><recordtype>web_resource</recordtype><sourceid>F1K</sourceid><recordid>eNqdi7EKwjAUALM4iDq7vh9IbVpbXaW16CAKujiVUF_bB2lSkkjRrxfUxdXpOLhjbC7CQIhlsogjsU7DOPgwHbNrjo4aDcfeU0dP6cloMDXEORzuyhM_WVOhc8bC-eE8dtxonrXUw0C-hb322Fjp8QaFMgNkqBRsrJUPN2WjWiqHsy8nLC22l2zHsa9VSbo2riLUFZZG0o-_g6otoyRJVlH89_gCnrFRZw</recordid><creator>Andreev, Artem</creator><creator>Kaplan, Fulya</creator><creator>Zapater Sancho, Marina</creator><creator>Coskun, Ayse K</creator><creator>Atienza Alonso, David</creator><scope>F1K</scope></search><sort><title>Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays</title><author>Andreev, Artem ; Kaplan, Fulya ; Zapater Sancho, Marina ; Coskun, Ayse K ; Atienza Alonso, David</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epfl_infoscience_oai_infoscience_epfl_ch_2555723</frbrgroupid><rsrctype>web_resources</rsrctype><prefilter>web_resources</prefilter><language>eng</language><toplevel>online_resources</toplevel><creatorcontrib>Andreev, Artem</creatorcontrib><creatorcontrib>Kaplan, Fulya</creatorcontrib><creatorcontrib>Zapater Sancho, Marina</creatorcontrib><creatorcontrib>Coskun, Ayse K</creatorcontrib><creatorcontrib>Atienza Alonso, David</creatorcontrib><collection>Infoscience: EPF Lausanne</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Andreev, Artem</au><au>Kaplan, Fulya</au><au>Zapater Sancho, Marina</au><au>Coskun, Ayse K</au><au>Atienza Alonso, David</au><format>book</format><genre>unknown</genre><ristype>GEN</ristype><btitle>Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays</btitle><abstract>Integrated flow cell array (FCA) is an emerging technology, targeting the cooling and power delivery challenges of modern 2D/3D Multi-Processor Systems-on-Chip (MPSoCs). In FCA, electrolytic solutions are pumped through microchannels etched in the silicon of the chips, removing heat from the system, while, at the same time, generating power on-chip. In this work, we explore the impact of FCA system design on various 3D architectures and propose a methodology to optimize a 3D MPSoC with integrated FCA to run a given workload in the most energy-efficient way. Our results show that an optimized configuration can save up to 50% energy with respect to sub-optimal 3D MPSoC configurations.</abstract><doi>10.1145/3218603.3218606</doi><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier DOI: 10.1145/3218603.3218606
ispartof
issn
language eng
recordid cdi_epfl_infoscience_oai_infoscience_epfl_ch_255572
source Infoscience: EPF Lausanne
title Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T21%3A28%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epfl_F1K&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=unknown&rft.btitle=Design%20Optimization%20of%203D%20Multi-Processor%20System-on-Chip%20with%20Integrated%20Flow%20Cell%20Arrays&rft.au=Andreev,%20Artem&rft_id=info:doi/10.1145/3218603.3218606&rft_dat=%3Cepfl_F1K%3Eoai_infoscience_epfl_ch_255572%3C/epfl_F1K%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true