Evaluation of the Wafer-Level Voltage Ramp Test for Oxide Integrity

This report has two objectives. First, it provides both an overview and a critique of the Joint Electronic Devices Engineering Council (JEDEC) 14.2 Committee on Wafer Level Reliability standard, JESD-35, 'Procedure for the Wafer-Level Testing of Thin Dielectrics'. This procedure was develo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Drager, Steven L
Format: Report
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Drager, Steven L
description This report has two objectives. First, it provides both an overview and a critique of the Joint Electronic Devices Engineering Council (JEDEC) 14.2 Committee on Wafer Level Reliability standard, JESD-35, 'Procedure for the Wafer-Level Testing of Thin Dielectrics'. This procedure was developed to provide test data which are independent of the test equipment and the facility. This standard test methodology provides the integrated circuit user with a means of comparing the oxide quality between vendors. Second, this report provides an evaluation of the oxide quality of two DoD manufacturers. The test data shows that approximately ninety percent of the sampled oxides failed due to intrinsic breakdown, which indicates a high quality oxide. However, ten percent of the tested oxides exhibited early breakdown, which causes concern that the integrated circuits might fail during their expected lifetime.
format Report
fullrecord <record><control><sourceid>dtic_1RU</sourceid><recordid>TN_cdi_dtic_stinet_ADA321625</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>ADA321625</sourcerecordid><originalsourceid>FETCH-dtic_stinet_ADA3216253</originalsourceid><addsrcrecordid>eNrjZHB2LUvMKU0syczPU8hPUyjJSFUIT0xLLdL1SS1LzVEIy88pSUxPVQhKzC1QCEktLlFIyy9S8K_ITElV8MwrSU0vyiyp5GFgTUvMKU7lhdLcDDJuriHOHropJZnJ8cUlmXmpJfGOLo7GRoZmRqbGBKQBJVAutQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>report</recordtype></control><display><type>report</type><title>Evaluation of the Wafer-Level Voltage Ramp Test for Oxide Integrity</title><source>DTIC Technical Reports</source><creator>Drager, Steven L</creator><creatorcontrib>Drager, Steven L ; ROME LAB ROME NY</creatorcontrib><description>This report has two objectives. First, it provides both an overview and a critique of the Joint Electronic Devices Engineering Council (JEDEC) 14.2 Committee on Wafer Level Reliability standard, JESD-35, 'Procedure for the Wafer-Level Testing of Thin Dielectrics'. This procedure was developed to provide test data which are independent of the test equipment and the facility. This standard test methodology provides the integrated circuit user with a means of comparing the oxide quality between vendors. Second, this report provides an evaluation of the oxide quality of two DoD manufacturers. The test data shows that approximately ninety percent of the sampled oxides failed due to intrinsic breakdown, which indicates a high quality oxide. However, ten percent of the tested oxides exhibited early breakdown, which causes concern that the integrated circuits might fail during their expected lifetime.</description><language>eng</language><subject>BREAKDOWN(ELECTRONIC THRESHOLD) ; DIELECTRICS ; Electrical and Electronic Equipment ; Electricity and Magnetism ; ELECTRONIC EQUIPMENT ; EXPERIMENTAL DATA ; Inorganic Chemistry ; INTEGRATED CIRCUITS ; JEDEC(JOINT ELECTRONIC DEVICES ENGINEERING COUNCIL) ; JESD-35 ; OXIDE INTEGRITY ; OXIDES ; PE62702F ; Physical Chemistry ; RAMPS ; RELIABILITY ; SAMPLING ; STANDARDIZATION ; TEST EQUIPMENT ; TEST METHODS ; THINNESS ; VOLTAGE ; VOLTAGE RAMP TEST ; WAFERS ; WURL2338017H</subject><creationdate>1996</creationdate><rights>APPROVED FOR PUBLIC RELEASE</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>230,777,882,27549,27550</link.rule.ids><linktorsrc>$$Uhttps://apps.dtic.mil/sti/citations/ADA321625$$EView_record_in_DTIC$$FView_record_in_$$GDTIC$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Drager, Steven L</creatorcontrib><creatorcontrib>ROME LAB ROME NY</creatorcontrib><title>Evaluation of the Wafer-Level Voltage Ramp Test for Oxide Integrity</title><description>This report has two objectives. First, it provides both an overview and a critique of the Joint Electronic Devices Engineering Council (JEDEC) 14.2 Committee on Wafer Level Reliability standard, JESD-35, 'Procedure for the Wafer-Level Testing of Thin Dielectrics'. This procedure was developed to provide test data which are independent of the test equipment and the facility. This standard test methodology provides the integrated circuit user with a means of comparing the oxide quality between vendors. Second, this report provides an evaluation of the oxide quality of two DoD manufacturers. The test data shows that approximately ninety percent of the sampled oxides failed due to intrinsic breakdown, which indicates a high quality oxide. However, ten percent of the tested oxides exhibited early breakdown, which causes concern that the integrated circuits might fail during their expected lifetime.</description><subject>BREAKDOWN(ELECTRONIC THRESHOLD)</subject><subject>DIELECTRICS</subject><subject>Electrical and Electronic Equipment</subject><subject>Electricity and Magnetism</subject><subject>ELECTRONIC EQUIPMENT</subject><subject>EXPERIMENTAL DATA</subject><subject>Inorganic Chemistry</subject><subject>INTEGRATED CIRCUITS</subject><subject>JEDEC(JOINT ELECTRONIC DEVICES ENGINEERING COUNCIL)</subject><subject>JESD-35</subject><subject>OXIDE INTEGRITY</subject><subject>OXIDES</subject><subject>PE62702F</subject><subject>Physical Chemistry</subject><subject>RAMPS</subject><subject>RELIABILITY</subject><subject>SAMPLING</subject><subject>STANDARDIZATION</subject><subject>TEST EQUIPMENT</subject><subject>TEST METHODS</subject><subject>THINNESS</subject><subject>VOLTAGE</subject><subject>VOLTAGE RAMP TEST</subject><subject>WAFERS</subject><subject>WURL2338017H</subject><fulltext>true</fulltext><rsrctype>report</rsrctype><creationdate>1996</creationdate><recordtype>report</recordtype><sourceid>1RU</sourceid><recordid>eNrjZHB2LUvMKU0syczPU8hPUyjJSFUIT0xLLdL1SS1LzVEIy88pSUxPVQhKzC1QCEktLlFIyy9S8K_ITElV8MwrSU0vyiyp5GFgTUvMKU7lhdLcDDJuriHOHropJZnJ8cUlmXmpJfGOLo7GRoZmRqbGBKQBJVAutQ</recordid><startdate>199612</startdate><enddate>199612</enddate><creator>Drager, Steven L</creator><scope>1RU</scope><scope>BHM</scope></search><sort><creationdate>199612</creationdate><title>Evaluation of the Wafer-Level Voltage Ramp Test for Oxide Integrity</title><author>Drager, Steven L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-dtic_stinet_ADA3216253</frbrgroupid><rsrctype>reports</rsrctype><prefilter>reports</prefilter><language>eng</language><creationdate>1996</creationdate><topic>BREAKDOWN(ELECTRONIC THRESHOLD)</topic><topic>DIELECTRICS</topic><topic>Electrical and Electronic Equipment</topic><topic>Electricity and Magnetism</topic><topic>ELECTRONIC EQUIPMENT</topic><topic>EXPERIMENTAL DATA</topic><topic>Inorganic Chemistry</topic><topic>INTEGRATED CIRCUITS</topic><topic>JEDEC(JOINT ELECTRONIC DEVICES ENGINEERING COUNCIL)</topic><topic>JESD-35</topic><topic>OXIDE INTEGRITY</topic><topic>OXIDES</topic><topic>PE62702F</topic><topic>Physical Chemistry</topic><topic>RAMPS</topic><topic>RELIABILITY</topic><topic>SAMPLING</topic><topic>STANDARDIZATION</topic><topic>TEST EQUIPMENT</topic><topic>TEST METHODS</topic><topic>THINNESS</topic><topic>VOLTAGE</topic><topic>VOLTAGE RAMP TEST</topic><topic>WAFERS</topic><topic>WURL2338017H</topic><toplevel>online_resources</toplevel><creatorcontrib>Drager, Steven L</creatorcontrib><creatorcontrib>ROME LAB ROME NY</creatorcontrib><collection>DTIC Technical Reports</collection><collection>DTIC STINET</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Drager, Steven L</au><aucorp>ROME LAB ROME NY</aucorp><format>book</format><genre>unknown</genre><ristype>RPRT</ristype><btitle>Evaluation of the Wafer-Level Voltage Ramp Test for Oxide Integrity</btitle><date>1996-12</date><risdate>1996</risdate><abstract>This report has two objectives. First, it provides both an overview and a critique of the Joint Electronic Devices Engineering Council (JEDEC) 14.2 Committee on Wafer Level Reliability standard, JESD-35, 'Procedure for the Wafer-Level Testing of Thin Dielectrics'. This procedure was developed to provide test data which are independent of the test equipment and the facility. This standard test methodology provides the integrated circuit user with a means of comparing the oxide quality between vendors. Second, this report provides an evaluation of the oxide quality of two DoD manufacturers. The test data shows that approximately ninety percent of the sampled oxides failed due to intrinsic breakdown, which indicates a high quality oxide. However, ten percent of the tested oxides exhibited early breakdown, which causes concern that the integrated circuits might fail during their expected lifetime.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_dtic_stinet_ADA321625
source DTIC Technical Reports
subjects BREAKDOWN(ELECTRONIC THRESHOLD)
DIELECTRICS
Electrical and Electronic Equipment
Electricity and Magnetism
ELECTRONIC EQUIPMENT
EXPERIMENTAL DATA
Inorganic Chemistry
INTEGRATED CIRCUITS
JEDEC(JOINT ELECTRONIC DEVICES ENGINEERING COUNCIL)
JESD-35
OXIDE INTEGRITY
OXIDES
PE62702F
Physical Chemistry
RAMPS
RELIABILITY
SAMPLING
STANDARDIZATION
TEST EQUIPMENT
TEST METHODS
THINNESS
VOLTAGE
VOLTAGE RAMP TEST
WAFERS
WURL2338017H
title Evaluation of the Wafer-Level Voltage Ramp Test for Oxide Integrity
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T10%3A29%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-dtic_1RU&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=unknown&rft.btitle=Evaluation%20of%20the%20Wafer-Level%20Voltage%20Ramp%20Test%20for%20Oxide%20Integrity&rft.au=Drager,%20Steven%20L&rft.aucorp=ROME%20LAB%20ROME%20NY&rft.date=1996-12&rft_id=info:doi/&rft_dat=%3Cdtic_1RU%3EADA321625%3C/dtic_1RU%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true