Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer

Multiple instruction rollback (MIR) is a technique that has been implemented in mainframe computers to provide rapid recovery from transient processor failures. Hardware-based MIR designs eliminate rollback data hazards by providing data redundancy implemented in hardware. Compiler-based MIR designs...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Alewine, N J, Chen, S -K, Fuchs, W K, Hwu, W -M
Format: Report
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Alewine, N J
Chen, S -K
Fuchs, W K
Hwu, W -M
description Multiple instruction rollback (MIR) is a technique that has been implemented in mainframe computers to provide rapid recovery from transient processor failures. Hardware-based MIR designs eliminate rollback data hazards by providing data redundancy implemented in hardware. Compiler-based MIR designs have also been developed which remove rollback data hazards directly with data- flow transformations. This paper focuses on compiler-assisted techniques to achieve multiple instruction rollback recovery. We observe that some data hazards resulting from instruction rollback can be resolved efficiently by providing an operand read buffer while others are resolved more efficiently with compiler transformations. A compiler-assisted multiple instruction rollback scheme is developed which combines hardware-implemented data redundancy with compiler-driven hazard removal transformations. Experimental performance evaluations indicate improved efficiency over previous hardware-based and compiler-based schemes... Fault-tolerance, Error recovery, Instruction retry, Compilers, Hardware assisted retry.
format Report
fullrecord <record><control><sourceid>dtic_1RU</sourceid><recordid>TN_cdi_dtic_stinet_ADA267005</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>ADA267005</sourcerecordid><originalsourceid>FETCH-dtic_stinet_ADA2670053</originalsourceid><addsrcrecordid>eNrjZPBxzs8tyMxJLdJ1LC7OLC5JTVHwLc0pySzISVXwzCsuKSpNLsnMz1MIys_JSUpMzlYISk3OL0stqlQILc7MS1dIBAokpig4laalpRbxMLCmJeYUp_JCaW4GGTfXEGcP3ZSSzOT44pLMvNSSeEcXRyMzcwMDU2MC0gB52DKj</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>report</recordtype></control><display><type>report</type><title>Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer</title><source>DTIC Technical Reports</source><creator>Alewine, N J ; Chen, S -K ; Fuchs, W K ; Hwu, W -M</creator><creatorcontrib>Alewine, N J ; Chen, S -K ; Fuchs, W K ; Hwu, W -M ; ILLINOIS UNIV AT URBANA COORDINATED SCIENCE LAB</creatorcontrib><description>Multiple instruction rollback (MIR) is a technique that has been implemented in mainframe computers to provide rapid recovery from transient processor failures. Hardware-based MIR designs eliminate rollback data hazards by providing data redundancy implemented in hardware. Compiler-based MIR designs have also been developed which remove rollback data hazards directly with data- flow transformations. This paper focuses on compiler-assisted techniques to achieve multiple instruction rollback recovery. We observe that some data hazards resulting from instruction rollback can be resolved efficiently by providing an operand read buffer while others are resolved more efficiently with compiler transformations. A compiler-assisted multiple instruction rollback scheme is developed which combines hardware-implemented data redundancy with compiler-driven hazard removal transformations. Experimental performance evaluations indicate improved efficiency over previous hardware-based and compiler-based schemes... Fault-tolerance, Error recovery, Instruction retry, Compilers, Hardware assisted retry.</description><language>eng</language><subject>BUFFERS ; COMPILERS ; COMPUTER AIDED INSTRUCTION ; Computer Hardware ; Computer Programming and Software ; COMPUTERS ; EFFICIENCY ; ERRORS ; FAILURE(ELECTRONICS) ; FAULT TOLERANCE ; FAULT TOLERANT COMPUTING ; FLOW ; HAZARDS ; INSTRUCTIONS ; RECOVERY ; REDUNDANCY ; RELIABILITY(ELECTRONICS) ; REMOVAL ; ROLLBACK ; TRANSFORMATIONS ; TRANSIENTS</subject><creationdate>1993</creationdate><rights>Approved for public release; distribution is unlimited.</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>230,780,885,27566,27567</link.rule.ids><linktorsrc>$$Uhttps://apps.dtic.mil/sti/citations/ADA267005$$EView_record_in_DTIC$$FView_record_in_$$GDTIC$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Alewine, N J</creatorcontrib><creatorcontrib>Chen, S -K</creatorcontrib><creatorcontrib>Fuchs, W K</creatorcontrib><creatorcontrib>Hwu, W -M</creatorcontrib><creatorcontrib>ILLINOIS UNIV AT URBANA COORDINATED SCIENCE LAB</creatorcontrib><title>Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer</title><description>Multiple instruction rollback (MIR) is a technique that has been implemented in mainframe computers to provide rapid recovery from transient processor failures. Hardware-based MIR designs eliminate rollback data hazards by providing data redundancy implemented in hardware. Compiler-based MIR designs have also been developed which remove rollback data hazards directly with data- flow transformations. This paper focuses on compiler-assisted techniques to achieve multiple instruction rollback recovery. We observe that some data hazards resulting from instruction rollback can be resolved efficiently by providing an operand read buffer while others are resolved more efficiently with compiler transformations. A compiler-assisted multiple instruction rollback scheme is developed which combines hardware-implemented data redundancy with compiler-driven hazard removal transformations. Experimental performance evaluations indicate improved efficiency over previous hardware-based and compiler-based schemes... Fault-tolerance, Error recovery, Instruction retry, Compilers, Hardware assisted retry.</description><subject>BUFFERS</subject><subject>COMPILERS</subject><subject>COMPUTER AIDED INSTRUCTION</subject><subject>Computer Hardware</subject><subject>Computer Programming and Software</subject><subject>COMPUTERS</subject><subject>EFFICIENCY</subject><subject>ERRORS</subject><subject>FAILURE(ELECTRONICS)</subject><subject>FAULT TOLERANCE</subject><subject>FAULT TOLERANT COMPUTING</subject><subject>FLOW</subject><subject>HAZARDS</subject><subject>INSTRUCTIONS</subject><subject>RECOVERY</subject><subject>REDUNDANCY</subject><subject>RELIABILITY(ELECTRONICS)</subject><subject>REMOVAL</subject><subject>ROLLBACK</subject><subject>TRANSFORMATIONS</subject><subject>TRANSIENTS</subject><fulltext>true</fulltext><rsrctype>report</rsrctype><creationdate>1993</creationdate><recordtype>report</recordtype><sourceid>1RU</sourceid><recordid>eNrjZPBxzs8tyMxJLdJ1LC7OLC5JTVHwLc0pySzISVXwzCsuKSpNLsnMz1MIys_JSUpMzlYISk3OL0stqlQILc7MS1dIBAokpig4laalpRbxMLCmJeYUp_JCaW4GGTfXEGcP3ZSSzOT44pLMvNSSeEcXRyMzcwMDU2MC0gB52DKj</recordid><startdate>199305</startdate><enddate>199305</enddate><creator>Alewine, N J</creator><creator>Chen, S -K</creator><creator>Fuchs, W K</creator><creator>Hwu, W -M</creator><scope>1RU</scope><scope>BHM</scope></search><sort><creationdate>199305</creationdate><title>Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer</title><author>Alewine, N J ; Chen, S -K ; Fuchs, W K ; Hwu, W -M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-dtic_stinet_ADA2670053</frbrgroupid><rsrctype>reports</rsrctype><prefilter>reports</prefilter><language>eng</language><creationdate>1993</creationdate><topic>BUFFERS</topic><topic>COMPILERS</topic><topic>COMPUTER AIDED INSTRUCTION</topic><topic>Computer Hardware</topic><topic>Computer Programming and Software</topic><topic>COMPUTERS</topic><topic>EFFICIENCY</topic><topic>ERRORS</topic><topic>FAILURE(ELECTRONICS)</topic><topic>FAULT TOLERANCE</topic><topic>FAULT TOLERANT COMPUTING</topic><topic>FLOW</topic><topic>HAZARDS</topic><topic>INSTRUCTIONS</topic><topic>RECOVERY</topic><topic>REDUNDANCY</topic><topic>RELIABILITY(ELECTRONICS)</topic><topic>REMOVAL</topic><topic>ROLLBACK</topic><topic>TRANSFORMATIONS</topic><topic>TRANSIENTS</topic><toplevel>online_resources</toplevel><creatorcontrib>Alewine, N J</creatorcontrib><creatorcontrib>Chen, S -K</creatorcontrib><creatorcontrib>Fuchs, W K</creatorcontrib><creatorcontrib>Hwu, W -M</creatorcontrib><creatorcontrib>ILLINOIS UNIV AT URBANA COORDINATED SCIENCE LAB</creatorcontrib><collection>DTIC Technical Reports</collection><collection>DTIC STINET</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Alewine, N J</au><au>Chen, S -K</au><au>Fuchs, W K</au><au>Hwu, W -M</au><aucorp>ILLINOIS UNIV AT URBANA COORDINATED SCIENCE LAB</aucorp><format>book</format><genre>unknown</genre><ristype>RPRT</ristype><btitle>Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer</btitle><date>1993-05</date><risdate>1993</risdate><abstract>Multiple instruction rollback (MIR) is a technique that has been implemented in mainframe computers to provide rapid recovery from transient processor failures. Hardware-based MIR designs eliminate rollback data hazards by providing data redundancy implemented in hardware. Compiler-based MIR designs have also been developed which remove rollback data hazards directly with data- flow transformations. This paper focuses on compiler-assisted techniques to achieve multiple instruction rollback recovery. We observe that some data hazards resulting from instruction rollback can be resolved efficiently by providing an operand read buffer while others are resolved more efficiently with compiler transformations. A compiler-assisted multiple instruction rollback scheme is developed which combines hardware-implemented data redundancy with compiler-driven hazard removal transformations. Experimental performance evaluations indicate improved efficiency over previous hardware-based and compiler-based schemes... Fault-tolerance, Error recovery, Instruction retry, Compilers, Hardware assisted retry.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_dtic_stinet_ADA267005
source DTIC Technical Reports
subjects BUFFERS
COMPILERS
COMPUTER AIDED INSTRUCTION
Computer Hardware
Computer Programming and Software
COMPUTERS
EFFICIENCY
ERRORS
FAILURE(ELECTRONICS)
FAULT TOLERANCE
FAULT TOLERANT COMPUTING
FLOW
HAZARDS
INSTRUCTIONS
RECOVERY
REDUNDANCY
RELIABILITY(ELECTRONICS)
REMOVAL
ROLLBACK
TRANSFORMATIONS
TRANSIENTS
title Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T12%3A23%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-dtic_1RU&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=unknown&rft.btitle=Compiler-Assisted%20Multiple%20Instruction%20Rollback%20Recovery%20Using%20a%20Read%20Buffer&rft.au=Alewine,%20N%20J&rft.aucorp=ILLINOIS%20UNIV%20AT%20URBANA%20COORDINATED%20SCIENCE%20LAB&rft.date=1993-05&rft_id=info:doi/&rft_dat=%3Cdtic_1RU%3EADA267005%3C/dtic_1RU%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true