Design and Implementation of a Packet Switched Routing Chip

Monsoon is a parallel processing dataflow computer that will require a high bandwidth interconnection network. A packet switched routing chip (PaRC) is described that will be used as the basis of this network. PaRC is a 4 by 4 routing switch which has been designed and fabricated as a CMOS gate arra...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	Joerg, Christopher F
Format:	Report
Sprache:	eng
Schlagworte:	ALGORITHMS ARRAYS BANDWIDTH BUFFERS CHIPS(ELECTRONICS) Command, Control and Communications Systems COMMUNICATIONS NETWORKS Electrical and Electronic Equipment GATES(CIRCUITS) HIGH RATE INPUT MESSAGE ROUTING MONSOON PROJECT MONSOONS NETWORK FLOWS PACKET BUFFERS PACKET SWITCHING PACKETS ROUTING CHIPS SCHEDULING UTILIZATION
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!