Area-efficient snoopy-aware NoC design for high-performance chip multiprocessor systems

[Display omitted] •A high-throughput low-latency network for snoop-based cache coherence protocol is proposed.•Execution time and power consumption are reduced meanwhile area over-head is kept low.•Benefits rely on the synergy between the snoop protocol and the high-throughput network. Manycore CMP...

Ausführliche Beschreibung