Hardware primitives for the synthesis of multithreaded elastic systems
Elastic systems operate in a dataflow-like mode using a distributed scalable control and tolerating variable-latency computations. At the same time, multithreading increases the utilization of processing units and hides the latency of each operation by time-multiplexing operations of different threa...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Dimitrakopoulos, George N Seitanidis, I Psarras, A Tsiouris, K Mattheakis, Pavlos M Cortadella, Jordi |
description | Elastic systems operate in a dataflow-like mode using a distributed scalable control and tolerating variable-latency computations. At the same time, multithreading increases the utilization of processing units and hides the latency of each operation by time-multiplexing operations of different threads in the datapath. This paper proposes a model to unify multithreading and elasticity. A new multithreaded elastic control protocol is introduced supported by low-cost elastic buffers that minimize the storage requirements without sacrificing performance. To enable the synthesis of multithreaded elastic architectures, new hardware primitives are proposed and utilized in two circuit examples to prove the applicability of the proposed approach.
Peer Reviewed |
doi_str_mv | 10.7873/DATE2014.314 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>csuc_XX2</sourceid><recordid>TN_cdi_csuc_recercat_oai_recercat_cat_2072_239858</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>oai_recercat_cat_2072_239858</sourcerecordid><originalsourceid>FETCH-LOGICAL-c2204-75ce59cfd944edee95124a03cc4bd7e695f159fa31e76765c247ca7448a9c743</originalsourceid><addsrcrecordid>eNpFj81KAzEUhQMiKHV2PkBeoDU_N3Mny1JbKxS66b7Emzs0MnUkSRXf3hEFF4ePAx8HjhD3Wi2wQ_vwuDysjdKwsBquROOxs77TzqIycCOaUl6VUtqCxk7fis025PgZMsv3nM6ppg8ush-zrCeW5ettQklFjr08X4aa6ilziBwlD6HURJNSKp_Lnbjuw1C4-eNMHDbrw2o73-2fnlfL3ZyMUTBHR-w89dEDcGT2ThsIyhLBS0Ruveu1832wmrHF1pEBpIAAXfCEYGdC_85SudAxM3GmUI9jSP_lJ0ahOZrpt-vsN69AUkQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Hardware primitives for the synthesis of multithreaded elastic systems</title><source>Recercat</source><creator>Dimitrakopoulos, George N ; Seitanidis, I ; Psarras, A ; Tsiouris, K ; Mattheakis, Pavlos M ; Cortadella, Jordi</creator><creatorcontrib>Dimitrakopoulos, George N ; Seitanidis, I ; Psarras, A ; Tsiouris, K ; Mattheakis, Pavlos M ; Cortadella, Jordi</creatorcontrib><description>Elastic systems operate in a dataflow-like mode using a distributed scalable control and tolerating variable-latency computations. At the same time, multithreading increases the utilization of processing units and hides the latency of each operation by time-multiplexing operations of different threads in the datapath. This paper proposes a model to unify multithreading and elasticity. A new multithreaded elastic control protocol is introduced supported by low-cost elastic buffers that minimize the storage requirements without sacrificing performance. To enable the synthesis of multithreaded elastic architectures, new hardware primitives are proposed and utilized in two circuit examples to prove the applicability of the proposed approach.
Peer Reviewed</description><identifier>ISBN: 9783981537024</identifier><identifier>ISBN: 3981537025</identifier><identifier>DOI: 10.7873/DATE2014.314</identifier><language>eng</language><publisher>European Interactive Digital Advertising Alliance (EDAA)</publisher><subject>Arquitectura de computadors ; Engineering controlled terms: Elasticity ; Hardware ; Informàtica ; Microprocessadors ; Microprocessors ; Simultaneous multithreading processors ; Àrees temàtiques de la UPC</subject><creationdate>2014</creationdate><rights>info:eu-repo/semantics/openAccess</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>230,776,881,26951</link.rule.ids><linktorsrc>$$Uhttps://recercat.cat/handle/2072/239858$$EView_record_in_Consorci_de_Serveis_Universitaris_de_Catalunya_(CSUC)$$FView_record_in_$$GConsorci_de_Serveis_Universitaris_de_Catalunya_(CSUC)$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Dimitrakopoulos, George N</creatorcontrib><creatorcontrib>Seitanidis, I</creatorcontrib><creatorcontrib>Psarras, A</creatorcontrib><creatorcontrib>Tsiouris, K</creatorcontrib><creatorcontrib>Mattheakis, Pavlos M</creatorcontrib><creatorcontrib>Cortadella, Jordi</creatorcontrib><title>Hardware primitives for the synthesis of multithreaded elastic systems</title><description>Elastic systems operate in a dataflow-like mode using a distributed scalable control and tolerating variable-latency computations. At the same time, multithreading increases the utilization of processing units and hides the latency of each operation by time-multiplexing operations of different threads in the datapath. This paper proposes a model to unify multithreading and elasticity. A new multithreaded elastic control protocol is introduced supported by low-cost elastic buffers that minimize the storage requirements without sacrificing performance. To enable the synthesis of multithreaded elastic architectures, new hardware primitives are proposed and utilized in two circuit examples to prove the applicability of the proposed approach.
Peer Reviewed</description><subject>Arquitectura de computadors</subject><subject>Engineering controlled terms: Elasticity</subject><subject>Hardware</subject><subject>Informàtica</subject><subject>Microprocessadors</subject><subject>Microprocessors</subject><subject>Simultaneous multithreading processors</subject><subject>Àrees temàtiques de la UPC</subject><isbn>9783981537024</isbn><isbn>3981537025</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2014</creationdate><recordtype>conference_proceeding</recordtype><sourceid>XX2</sourceid><recordid>eNpFj81KAzEUhQMiKHV2PkBeoDU_N3Mny1JbKxS66b7Emzs0MnUkSRXf3hEFF4ePAx8HjhD3Wi2wQ_vwuDysjdKwsBquROOxs77TzqIycCOaUl6VUtqCxk7fis025PgZMsv3nM6ppg8ush-zrCeW5ettQklFjr08X4aa6ilziBwlD6HURJNSKp_Lnbjuw1C4-eNMHDbrw2o73-2fnlfL3ZyMUTBHR-w89dEDcGT2ThsIyhLBS0Ruveu1832wmrHF1pEBpIAAXfCEYGdC_85SudAxM3GmUI9jSP_lJ0ahOZrpt-vsN69AUkQ</recordid><startdate>2014</startdate><enddate>2014</enddate><creator>Dimitrakopoulos, George N</creator><creator>Seitanidis, I</creator><creator>Psarras, A</creator><creator>Tsiouris, K</creator><creator>Mattheakis, Pavlos M</creator><creator>Cortadella, Jordi</creator><general>European Interactive Digital Advertising Alliance (EDAA)</general><scope>XX2</scope></search><sort><creationdate>2014</creationdate><title>Hardware primitives for the synthesis of multithreaded elastic systems</title><author>Dimitrakopoulos, George N ; Seitanidis, I ; Psarras, A ; Tsiouris, K ; Mattheakis, Pavlos M ; Cortadella, Jordi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c2204-75ce59cfd944edee95124a03cc4bd7e695f159fa31e76765c247ca7448a9c743</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2014</creationdate><topic>Arquitectura de computadors</topic><topic>Engineering controlled terms: Elasticity</topic><topic>Hardware</topic><topic>Informàtica</topic><topic>Microprocessadors</topic><topic>Microprocessors</topic><topic>Simultaneous multithreading processors</topic><topic>Àrees temàtiques de la UPC</topic><toplevel>online_resources</toplevel><creatorcontrib>Dimitrakopoulos, George N</creatorcontrib><creatorcontrib>Seitanidis, I</creatorcontrib><creatorcontrib>Psarras, A</creatorcontrib><creatorcontrib>Tsiouris, K</creatorcontrib><creatorcontrib>Mattheakis, Pavlos M</creatorcontrib><creatorcontrib>Cortadella, Jordi</creatorcontrib><collection>Recercat</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Dimitrakopoulos, George N</au><au>Seitanidis, I</au><au>Psarras, A</au><au>Tsiouris, K</au><au>Mattheakis, Pavlos M</au><au>Cortadella, Jordi</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Hardware primitives for the synthesis of multithreaded elastic systems</atitle><date>2014</date><risdate>2014</risdate><isbn>9783981537024</isbn><isbn>3981537025</isbn><abstract>Elastic systems operate in a dataflow-like mode using a distributed scalable control and tolerating variable-latency computations. At the same time, multithreading increases the utilization of processing units and hides the latency of each operation by time-multiplexing operations of different threads in the datapath. This paper proposes a model to unify multithreading and elasticity. A new multithreaded elastic control protocol is introduced supported by low-cost elastic buffers that minimize the storage requirements without sacrificing performance. To enable the synthesis of multithreaded elastic architectures, new hardware primitives are proposed and utilized in two circuit examples to prove the applicability of the proposed approach.
Peer Reviewed</abstract><pub>European Interactive Digital Advertising Alliance (EDAA)</pub><doi>10.7873/DATE2014.314</doi><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISBN: 9783981537024 |
ispartof | |
issn | |
language | eng |
recordid | cdi_csuc_recercat_oai_recercat_cat_2072_239858 |
source | Recercat |
subjects | Arquitectura de computadors Engineering controlled terms: Elasticity Hardware Informàtica Microprocessadors Microprocessors Simultaneous multithreading processors Àrees temàtiques de la UPC |
title | Hardware primitives for the synthesis of multithreaded elastic systems |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T11%3A05%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-csuc_XX2&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Hardware%20primitives%20for%20the%20synthesis%20of%20multithreaded%20elastic%20systems&rft.au=Dimitrakopoulos,%20George%20N&rft.date=2014&rft.isbn=9783981537024&rft.isbn_list=3981537025&rft_id=info:doi/10.7873/DATE2014.314&rft_dat=%3Ccsuc_XX2%3Eoai_recercat_cat_2072_239858%3C/csuc_XX2%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |