PEak: A Single Source of Truth for Hardware Design and Verification

PEak: A Single Source of Truth for Hardware Design and Verification

Domain-specific languages for hardware can significantly enhance designer productivity, but sometimes at the cost of ease of verification. On the other hand, ISA specification languages are too static to be used during early stage design space exploration. We present PEak, an open-source hardware de...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:ACM transactions on embedded computing systems 2024-11
Hauptverfasser: Donovick, Caleb, Melchert, Jackson, Daly, Ross, Truong, Lenny, Raina, Priyanka, Hanrahan, Pat, Barrett, Clark
Format: Artikel
Sprache:eng
Schlagworte:
Functional verification
Hardware
Hardware description languages and compilation
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title ACM transactions on embedded computing systems
container_volume
creator Donovick, Caleb
Melchert, Jackson
Daly, Ross
Truong, Lenny
Raina, Priyanka
Hanrahan, Pat
Barrett, Clark
description Domain-specific languages for hardware can significantly enhance designer productivity, but sometimes at the cost of ease of verification. On the other hand, ISA specification languages are too static to be used during early stage design space exploration. We present PEak, an open-source hardware design and specification language, which aims to improve both design productivity and verification capability. PEak does this by providing a single source of truth for functional models, formal specifications, and RTL. PEak has been used in several academic projects, and PEak-generated RTL has been included in three fabricated hardware accelerators. In these projects, the formal capabilities of PEak were crucial for enabling both novel design space exploration techniques and automated compiler synthesis.
doi_str_mv 10.1145/3703456
format Article
fullrecord <record><control><sourceid>acm_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1145_3703456</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>3703456</sourcerecordid><originalsourceid>FETCH-LOGICAL-a846-d2e398a4b370db220bc4811134149cd2d18542d2109de699accea8192b9af5573</originalsourceid><addsrcrecordid>eNo9j01LAzEYhIMoWKt495Sbp9W8-dhNvJVarVBQ6OJ1eTcfNdruStIi_fe2tHqagXkYZgi5BnYHINW9qJiQqjwhA1BKF0KW6nTvhSkM09U5ucj5kzGouFQDMn6b4NcDHdF57BZLT-f9JllP-0DrtFl_0NAnOsXkfjB5-uhzXHQUO0fffYohWlzHvrskZwGX2V8ddUjqp0k9nhaz1-eX8WhWoJZl4bgXRqNsdwNdyzlrrdQAICRIYx13oJXkjgMzzpfGoLUeNRjeGgxKVWJIbg-1NvU5Jx-a7xRXmLYNsGZ_vTle35E3BxLt6h_6C38BQdVRMw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>PEak: A Single Source of Truth for Hardware Design and Verification</title><source>ACM Digital Library</source><creator>Donovick, Caleb ; Melchert, Jackson ; Daly, Ross ; Truong, Lenny ; Raina, Priyanka ; Hanrahan, Pat ; Barrett, Clark</creator><creatorcontrib>Donovick, Caleb ; Melchert, Jackson ; Daly, Ross ; Truong, Lenny ; Raina, Priyanka ; Hanrahan, Pat ; Barrett, Clark</creatorcontrib><description>Domain-specific languages for hardware can significantly enhance designer productivity, but sometimes at the cost of ease of verification. On the other hand, ISA specification languages are too static to be used during early stage design space exploration. We present PEak, an open-source hardware design and specification language, which aims to improve both design productivity and verification capability. PEak does this by providing a single source of truth for functional models, formal specifications, and RTL. PEak has been used in several academic projects, and PEak-generated RTL has been included in three fabricated hardware accelerators. In these projects, the formal capabilities of PEak were crucial for enabling both novel design space exploration techniques and automated compiler synthesis.</description><identifier>ISSN: 1539-9087</identifier><identifier>EISSN: 1558-3465</identifier><identifier>DOI: 10.1145/3703456</identifier><language>eng</language><publisher>New York, NY: ACM</publisher><subject>Functional verification ; Hardware ; Hardware description languages and compilation</subject><ispartof>ACM transactions on embedded computing systems, 2024-11</ispartof><rights>Copyright held by the owner/author(s). Publication rights licensed to ACM.</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-a846-d2e398a4b370db220bc4811134149cd2d18542d2109de699accea8192b9af5573</cites><orcidid>0000-0002-3474-9752 ; 0000-0002-8232-1603 ; 0000-0002-4938-5250 ; 0000-0002-9522-3084 ; 0000-0001-9336-1267 ; 0000-0001-7583-9730 ; 0000-0002-8834-8663</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,777,781,27905,27906</link.rule.ids></links><search><creatorcontrib>Donovick, Caleb</creatorcontrib><creatorcontrib>Melchert, Jackson</creatorcontrib><creatorcontrib>Daly, Ross</creatorcontrib><creatorcontrib>Truong, Lenny</creatorcontrib><creatorcontrib>Raina, Priyanka</creatorcontrib><creatorcontrib>Hanrahan, Pat</creatorcontrib><creatorcontrib>Barrett, Clark</creatorcontrib><title>PEak: A Single Source of Truth for Hardware Design and Verification</title><title>ACM transactions on embedded computing systems</title><addtitle>ACM TECS</addtitle><description>Domain-specific languages for hardware can significantly enhance designer productivity, but sometimes at the cost of ease of verification. On the other hand, ISA specification languages are too static to be used during early stage design space exploration. We present PEak, an open-source hardware design and specification language, which aims to improve both design productivity and verification capability. PEak does this by providing a single source of truth for functional models, formal specifications, and RTL. PEak has been used in several academic projects, and PEak-generated RTL has been included in three fabricated hardware accelerators. In these projects, the formal capabilities of PEak were crucial for enabling both novel design space exploration techniques and automated compiler synthesis.</description><subject>Functional verification</subject><subject>Hardware</subject><subject>Hardware description languages and compilation</subject><issn>1539-9087</issn><issn>1558-3465</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2024</creationdate><recordtype>article</recordtype><recordid>eNo9j01LAzEYhIMoWKt495Sbp9W8-dhNvJVarVBQ6OJ1eTcfNdruStIi_fe2tHqagXkYZgi5BnYHINW9qJiQqjwhA1BKF0KW6nTvhSkM09U5ucj5kzGouFQDMn6b4NcDHdF57BZLT-f9JllP-0DrtFl_0NAnOsXkfjB5-uhzXHQUO0fffYohWlzHvrskZwGX2V8ddUjqp0k9nhaz1-eX8WhWoJZl4bgXRqNsdwNdyzlrrdQAICRIYx13oJXkjgMzzpfGoLUeNRjeGgxKVWJIbg-1NvU5Jx-a7xRXmLYNsGZ_vTle35E3BxLt6h_6C38BQdVRMw</recordid><startdate>20241112</startdate><enddate>20241112</enddate><creator>Donovick, Caleb</creator><creator>Melchert, Jackson</creator><creator>Daly, Ross</creator><creator>Truong, Lenny</creator><creator>Raina, Priyanka</creator><creator>Hanrahan, Pat</creator><creator>Barrett, Clark</creator><general>ACM</general><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0000-0002-3474-9752</orcidid><orcidid>https://orcid.org/0000-0002-8232-1603</orcidid><orcidid>https://orcid.org/0000-0002-4938-5250</orcidid><orcidid>https://orcid.org/0000-0002-9522-3084</orcidid><orcidid>https://orcid.org/0000-0001-9336-1267</orcidid><orcidid>https://orcid.org/0000-0001-7583-9730</orcidid><orcidid>https://orcid.org/0000-0002-8834-8663</orcidid></search><sort><creationdate>20241112</creationdate><title>PEak: A Single Source of Truth for Hardware Design and Verification</title><author>Donovick, Caleb ; Melchert, Jackson ; Daly, Ross ; Truong, Lenny ; Raina, Priyanka ; Hanrahan, Pat ; Barrett, Clark</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a846-d2e398a4b370db220bc4811134149cd2d18542d2109de699accea8192b9af5573</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2024</creationdate><topic>Functional verification</topic><topic>Hardware</topic><topic>Hardware description languages and compilation</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Donovick, Caleb</creatorcontrib><creatorcontrib>Melchert, Jackson</creatorcontrib><creatorcontrib>Daly, Ross</creatorcontrib><creatorcontrib>Truong, Lenny</creatorcontrib><creatorcontrib>Raina, Priyanka</creatorcontrib><creatorcontrib>Hanrahan, Pat</creatorcontrib><creatorcontrib>Barrett, Clark</creatorcontrib><collection>CrossRef</collection><jtitle>ACM transactions on embedded computing systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Donovick, Caleb</au><au>Melchert, Jackson</au><au>Daly, Ross</au><au>Truong, Lenny</au><au>Raina, Priyanka</au><au>Hanrahan, Pat</au><au>Barrett, Clark</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>PEak: A Single Source of Truth for Hardware Design and Verification</atitle><jtitle>ACM transactions on embedded computing systems</jtitle><stitle>ACM TECS</stitle><date>2024-11-12</date><risdate>2024</risdate><issn>1539-9087</issn><eissn>1558-3465</eissn><abstract>Domain-specific languages for hardware can significantly enhance designer productivity, but sometimes at the cost of ease of verification. On the other hand, ISA specification languages are too static to be used during early stage design space exploration. We present PEak, an open-source hardware design and specification language, which aims to improve both design productivity and verification capability. PEak does this by providing a single source of truth for functional models, formal specifications, and RTL. PEak has been used in several academic projects, and PEak-generated RTL has been included in three fabricated hardware accelerators. In these projects, the formal capabilities of PEak were crucial for enabling both novel design space exploration techniques and automated compiler synthesis.</abstract><cop>New York, NY</cop><pub>ACM</pub><doi>10.1145/3703456</doi><orcidid>https://orcid.org/0000-0002-3474-9752</orcidid><orcidid>https://orcid.org/0000-0002-8232-1603</orcidid><orcidid>https://orcid.org/0000-0002-4938-5250</orcidid><orcidid>https://orcid.org/0000-0002-9522-3084</orcidid><orcidid>https://orcid.org/0000-0001-9336-1267</orcidid><orcidid>https://orcid.org/0000-0001-7583-9730</orcidid><orcidid>https://orcid.org/0000-0002-8834-8663</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 1539-9087
ispartof ACM transactions on embedded computing systems, 2024-11
issn 1539-9087
1558-3465
language eng
recordid cdi_crossref_primary_10_1145_3703456
source ACM Digital Library
subjects Functional verification
Hardware
Hardware description languages and compilation
title PEak: A Single Source of Truth for Hardware Design and Verification
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T19%3A37%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-acm_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=PEak:%20A%20Single%20Source%20of%20Truth%20for%20Hardware%20Design%20and%20Verification&rft.jtitle=ACM%20transactions%20on%20embedded%20computing%20systems&rft.au=Donovick,%20Caleb&rft.date=2024-11-12&rft.issn=1539-9087&rft.eissn=1558-3465&rft_id=info:doi/10.1145/3703456&rft_dat=%3Cacm_cross%3E3703456%3C/acm_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true