Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud
In this article, we present and evaluate a true random number generator (TRNG) design that is compatible with the restrictions imposed by cloud-based Field Programmable Gate Array (FPGA) providers such as Amazon Web Services (AWS) EC2 F1. Because cloud FPGA providers disallow the ring oscillator cir...
Gespeichert in:
Veröffentlicht in: | ACM transactions on reconfigurable technology and systems 2023-01, Vol.16 (1), p.1-20, Article 3 |
---|---|
Hauptverfasser: | , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 20 |
---|---|
container_issue | 1 |
container_start_page | 1 |
container_title | ACM transactions on reconfigurable technology and systems |
container_volume | 16 |
creator | Li, Xiang Stanwicks, Peter Provelengios, George Tessier, Russell Holcomb, Daniel |
description | In this article, we present and evaluate a true random number generator (TRNG) design that is compatible with the restrictions imposed by cloud-based Field Programmable Gate Array (FPGA) providers such as Amazon Web Services (AWS) EC2 F1. Because cloud FPGA providers disallow the ring oscillator circuits that conventionally generate TRNG entropy, our design is oscillator-free and uses clock jitter as its entropy source. The clock jitter is harvested with a time-to-digital converter (TDC) and a controllable delay line that is continuously tuned to compensate for process, voltage, and temperature variations. After describing the design, we present and validate a stochastic model that conservatively quantifies its worst-case entropy. We deploy and model the design in the cloud on 60 EC2 F1 FPGA instances to ensure sufficient randomness is captured. TRNG entropy is further validated using NIST test suites, and experiments are performed to understand how the TRNG responds to on-die power attacks that disturb the FPGA supply voltage in the vicinity of the TRNG. After introducing and validating our basic TRNG design, we introduce and validate a new variant that uses four instances of a linkable sampling module to increase the entropy per sample and improve throughput. The new variant improves throughput by 250% at a modest 17% increase in CLB count. |
doi_str_mv | 10.1145/3487554 |
format | Article |
fullrecord | <record><control><sourceid>acm_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1145_3487554</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>3487554</sourcerecordid><originalsourceid>FETCH-LOGICAL-a244t-9945d80eb818de14be30da74a88e65b398db59c6b1d9205f05b00706d35247923</originalsourceid><addsrcrecordid>eNo9kM9LwzAcxYMoOKd495Sbp7qk-dHkWIqrypii81yS5luMrO1IUsH_XmVzp_fgfXiHD0LXlNxRysWCcVUIwU_QjGoms4JTfnrsRJ6jixg_CZFMKj5Db08-JQiZNREcLp3ZJf8FeBMmwK9mcGOP11NvIeAaBggm-XHAlQ_t5FPE3Rjw8qUuI_YDTh-Aq-04uUt01plthKtDztH78n5TPWSr5_qxKleZyTlPmdZcOEXAKqocUG6BEWcKbpQCKSzTylmhW2mp0zkRHRGWkIJIx0TOC52zObrd_7ZhjDFA1-yC7034bihp_lw0Bxe_5M2eNG1_hP7HH20TV44</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud</title><source>ACM Digital Library Complete</source><creator>Li, Xiang ; Stanwicks, Peter ; Provelengios, George ; Tessier, Russell ; Holcomb, Daniel</creator><creatorcontrib>Li, Xiang ; Stanwicks, Peter ; Provelengios, George ; Tessier, Russell ; Holcomb, Daniel</creatorcontrib><description>In this article, we present and evaluate a true random number generator (TRNG) design that is compatible with the restrictions imposed by cloud-based Field Programmable Gate Array (FPGA) providers such as Amazon Web Services (AWS) EC2 F1. Because cloud FPGA providers disallow the ring oscillator circuits that conventionally generate TRNG entropy, our design is oscillator-free and uses clock jitter as its entropy source. The clock jitter is harvested with a time-to-digital converter (TDC) and a controllable delay line that is continuously tuned to compensate for process, voltage, and temperature variations. After describing the design, we present and validate a stochastic model that conservatively quantifies its worst-case entropy. We deploy and model the design in the cloud on 60 EC2 F1 FPGA instances to ensure sufficient randomness is captured. TRNG entropy is further validated using NIST test suites, and experiments are performed to understand how the TRNG responds to on-die power attacks that disturb the FPGA supply voltage in the vicinity of the TRNG. After introducing and validating our basic TRNG design, we introduce and validate a new variant that uses four instances of a linkable sampling module to increase the entropy per sample and improve throughput. The new variant improves throughput by 250% at a modest 17% increase in CLB count.</description><identifier>ISSN: 1936-7406</identifier><identifier>EISSN: 1936-7414</identifier><identifier>DOI: 10.1145/3487554</identifier><language>eng</language><publisher>New York, NY: ACM</publisher><subject>Cryptography ; Hardware ; Reconfigurable logic and FPGAs ; Security and privacy</subject><ispartof>ACM transactions on reconfigurable technology and systems, 2023-01, Vol.16 (1), p.1-20, Article 3</ispartof><rights>Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-a244t-9945d80eb818de14be30da74a88e65b398db59c6b1d9205f05b00706d35247923</citedby><cites>FETCH-LOGICAL-a244t-9945d80eb818de14be30da74a88e65b398db59c6b1d9205f05b00706d35247923</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://dl.acm.org/doi/pdf/10.1145/3487554$$EPDF$$P50$$Gacm$$H</linktopdf><link.rule.ids>314,780,784,2282,27924,27925,40196,76228</link.rule.ids></links><search><creatorcontrib>Li, Xiang</creatorcontrib><creatorcontrib>Stanwicks, Peter</creatorcontrib><creatorcontrib>Provelengios, George</creatorcontrib><creatorcontrib>Tessier, Russell</creatorcontrib><creatorcontrib>Holcomb, Daniel</creatorcontrib><title>Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud</title><title>ACM transactions on reconfigurable technology and systems</title><addtitle>ACM TRETS</addtitle><description>In this article, we present and evaluate a true random number generator (TRNG) design that is compatible with the restrictions imposed by cloud-based Field Programmable Gate Array (FPGA) providers such as Amazon Web Services (AWS) EC2 F1. Because cloud FPGA providers disallow the ring oscillator circuits that conventionally generate TRNG entropy, our design is oscillator-free and uses clock jitter as its entropy source. The clock jitter is harvested with a time-to-digital converter (TDC) and a controllable delay line that is continuously tuned to compensate for process, voltage, and temperature variations. After describing the design, we present and validate a stochastic model that conservatively quantifies its worst-case entropy. We deploy and model the design in the cloud on 60 EC2 F1 FPGA instances to ensure sufficient randomness is captured. TRNG entropy is further validated using NIST test suites, and experiments are performed to understand how the TRNG responds to on-die power attacks that disturb the FPGA supply voltage in the vicinity of the TRNG. After introducing and validating our basic TRNG design, we introduce and validate a new variant that uses four instances of a linkable sampling module to increase the entropy per sample and improve throughput. The new variant improves throughput by 250% at a modest 17% increase in CLB count.</description><subject>Cryptography</subject><subject>Hardware</subject><subject>Reconfigurable logic and FPGAs</subject><subject>Security and privacy</subject><issn>1936-7406</issn><issn>1936-7414</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><recordid>eNo9kM9LwzAcxYMoOKd495Sbp7qk-dHkWIqrypii81yS5luMrO1IUsH_XmVzp_fgfXiHD0LXlNxRysWCcVUIwU_QjGoms4JTfnrsRJ6jixg_CZFMKj5Db08-JQiZNREcLp3ZJf8FeBMmwK9mcGOP11NvIeAaBggm-XHAlQ_t5FPE3Rjw8qUuI_YDTh-Aq-04uUt01plthKtDztH78n5TPWSr5_qxKleZyTlPmdZcOEXAKqocUG6BEWcKbpQCKSzTylmhW2mp0zkRHRGWkIJIx0TOC52zObrd_7ZhjDFA1-yC7034bihp_lw0Bxe_5M2eNG1_hP7HH20TV44</recordid><startdate>20230118</startdate><enddate>20230118</enddate><creator>Li, Xiang</creator><creator>Stanwicks, Peter</creator><creator>Provelengios, George</creator><creator>Tessier, Russell</creator><creator>Holcomb, Daniel</creator><general>ACM</general><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20230118</creationdate><title>Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud</title><author>Li, Xiang ; Stanwicks, Peter ; Provelengios, George ; Tessier, Russell ; Holcomb, Daniel</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a244t-9945d80eb818de14be30da74a88e65b398db59c6b1d9205f05b00706d35247923</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>Cryptography</topic><topic>Hardware</topic><topic>Reconfigurable logic and FPGAs</topic><topic>Security and privacy</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Li, Xiang</creatorcontrib><creatorcontrib>Stanwicks, Peter</creatorcontrib><creatorcontrib>Provelengios, George</creatorcontrib><creatorcontrib>Tessier, Russell</creatorcontrib><creatorcontrib>Holcomb, Daniel</creatorcontrib><collection>CrossRef</collection><jtitle>ACM transactions on reconfigurable technology and systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Li, Xiang</au><au>Stanwicks, Peter</au><au>Provelengios, George</au><au>Tessier, Russell</au><au>Holcomb, Daniel</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud</atitle><jtitle>ACM transactions on reconfigurable technology and systems</jtitle><stitle>ACM TRETS</stitle><date>2023-01-18</date><risdate>2023</risdate><volume>16</volume><issue>1</issue><spage>1</spage><epage>20</epage><pages>1-20</pages><artnum>3</artnum><issn>1936-7406</issn><eissn>1936-7414</eissn><abstract>In this article, we present and evaluate a true random number generator (TRNG) design that is compatible with the restrictions imposed by cloud-based Field Programmable Gate Array (FPGA) providers such as Amazon Web Services (AWS) EC2 F1. Because cloud FPGA providers disallow the ring oscillator circuits that conventionally generate TRNG entropy, our design is oscillator-free and uses clock jitter as its entropy source. The clock jitter is harvested with a time-to-digital converter (TDC) and a controllable delay line that is continuously tuned to compensate for process, voltage, and temperature variations. After describing the design, we present and validate a stochastic model that conservatively quantifies its worst-case entropy. We deploy and model the design in the cloud on 60 EC2 F1 FPGA instances to ensure sufficient randomness is captured. TRNG entropy is further validated using NIST test suites, and experiments are performed to understand how the TRNG responds to on-die power attacks that disturb the FPGA supply voltage in the vicinity of the TRNG. After introducing and validating our basic TRNG design, we introduce and validate a new variant that uses four instances of a linkable sampling module to increase the entropy per sample and improve throughput. The new variant improves throughput by 250% at a modest 17% increase in CLB count.</abstract><cop>New York, NY</cop><pub>ACM</pub><doi>10.1145/3487554</doi><tpages>20</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 1936-7406 |
ispartof | ACM transactions on reconfigurable technology and systems, 2023-01, Vol.16 (1), p.1-20, Article 3 |
issn | 1936-7406 1936-7414 |
language | eng |
recordid | cdi_crossref_primary_10_1145_3487554 |
source | ACM Digital Library Complete |
subjects | Cryptography Hardware Reconfigurable logic and FPGAs Security and privacy |
title | Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T11%3A50%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-acm_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Jitter-based%20Adaptive%20True%20Random%20Number%20Generation%20Circuits%20for%20FPGAs%20in%20the%20Cloud&rft.jtitle=ACM%20transactions%20on%20reconfigurable%20technology%20and%20systems&rft.au=Li,%20Xiang&rft.date=2023-01-18&rft.volume=16&rft.issue=1&rft.spage=1&rft.epage=20&rft.pages=1-20&rft.artnum=3&rft.issn=1936-7406&rft.eissn=1936-7414&rft_id=info:doi/10.1145/3487554&rft_dat=%3Cacm_cross%3E3487554%3C/acm_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |