OpenPiton: An Open Source Manycore Research Framework

Industry is building larger, more complex, manycore processors on the back of strong institutional knowledge, but academic projects face difficulties in replicating that scale. To alleviate these difficulties and to develop and share knowledge, the community needs open architecture frameworks for si...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:SIGPLAN notices 2016-06, Vol.51 (4), p.217-232
Hauptverfasser: Balkind, Jonathan, McKeown, Michael, Fu, Yaosheng, Nguyen, Tri, Zhou, Yanqi, Lavrov, Alexey, Shahrad, Mohammad, Fuchs, Adi, Payne, Samuel, Liang, Xiaohua, Matl, Matthew, Wentzlaff, David
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 232
container_issue 4
container_start_page 217
container_title SIGPLAN notices
container_volume 51
creator Balkind, Jonathan
McKeown, Michael
Fu, Yaosheng
Nguyen, Tri
Zhou, Yanqi
Lavrov, Alexey
Shahrad, Mohammad
Fuchs, Adi
Payne, Samuel
Liang, Xiaohua
Matl, Matthew
Wentzlaff, David
description Industry is building larger, more complex, manycore processors on the back of strong institutional knowledge, but academic projects face difficulties in replicating that scale. To alleviate these difficulties and to develop and share knowledge, the community needs open architecture frameworks for simulation, synthesis, and software exploration which support extensibility, scalability, and configurability, alongside an established base of verification tools and supported software. In this paper we present OpenPiton, an open source framework for building scalable architecture research prototypes from 1 core to 500 million cores. OpenPiton is the world's first open source, general-purpose, multithreaded manycore processor and framework. OpenPiton leverages the industry hardened OpenSPARC T1 core with modifications and builds upon it with a scratch-built, scalable uncore creating a flexible, modern manycore design. In addition, OpenPiton provides synthesis and backend scripts for ASIC and FPGA to enable other researchers to bring their designs to implementation. OpenPiton provides a complete verification infrastructure of over 8000 tests, is supported by mature software tools, runs full-stack multiuser Debian Linux, and is written in industry standard Verilog. Multiple implementations of OpenPiton have been created including a taped-out 25-core implementation in IBM's 32nm process and multiple Xilinx FPGA prototypes.
doi_str_mv 10.1145/2954679.2872414
format Article
fullrecord <record><control><sourceid>crossref</sourceid><recordid>TN_cdi_crossref_primary_10_1145_2954679_2872414</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_1145_2954679_2872414</sourcerecordid><originalsourceid>FETCH-LOGICAL-c125t-7126ba04b0cf3795c036171f67730d6fa6863f5f9d6ac19cd7597562f99bd8b93</originalsourceid><addsrcrecordid>eNotz01LAzEQgOFBFFyrZ39F2pl8zGSOUvyCQnvQc8hmN1DRtmx68d-ruKf39sIDcE-4JPJhZTV4Fl3aKNaTv4COQoiGiPESOnRsDTmP13DT2gciOrSxg257Gg-7_fl4uIWrmj_beDd3Ae9Pj2_rF7PZPr-uHzamkA1nI2S5z-h7LNWJhvJ7JqHKIg4HrpkjuxqqDpwLaRkkqAS2VbUfYq9uAav_b5mOrU1jTadp_5Wn70SY_iRplqRZ4n4AFt84XA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>OpenPiton: An Open Source Manycore Research Framework</title><source>ACM Digital Library Complete</source><creator>Balkind, Jonathan ; McKeown, Michael ; Fu, Yaosheng ; Nguyen, Tri ; Zhou, Yanqi ; Lavrov, Alexey ; Shahrad, Mohammad ; Fuchs, Adi ; Payne, Samuel ; Liang, Xiaohua ; Matl, Matthew ; Wentzlaff, David</creator><creatorcontrib>Balkind, Jonathan ; McKeown, Michael ; Fu, Yaosheng ; Nguyen, Tri ; Zhou, Yanqi ; Lavrov, Alexey ; Shahrad, Mohammad ; Fuchs, Adi ; Payne, Samuel ; Liang, Xiaohua ; Matl, Matthew ; Wentzlaff, David</creatorcontrib><description>Industry is building larger, more complex, manycore processors on the back of strong institutional knowledge, but academic projects face difficulties in replicating that scale. To alleviate these difficulties and to develop and share knowledge, the community needs open architecture frameworks for simulation, synthesis, and software exploration which support extensibility, scalability, and configurability, alongside an established base of verification tools and supported software. In this paper we present OpenPiton, an open source framework for building scalable architecture research prototypes from 1 core to 500 million cores. OpenPiton is the world's first open source, general-purpose, multithreaded manycore processor and framework. OpenPiton leverages the industry hardened OpenSPARC T1 core with modifications and builds upon it with a scratch-built, scalable uncore creating a flexible, modern manycore design. In addition, OpenPiton provides synthesis and backend scripts for ASIC and FPGA to enable other researchers to bring their designs to implementation. OpenPiton provides a complete verification infrastructure of over 8000 tests, is supported by mature software tools, runs full-stack multiuser Debian Linux, and is written in industry standard Verilog. Multiple implementations of OpenPiton have been created including a taped-out 25-core implementation in IBM's 32nm process and multiple Xilinx FPGA prototypes.</description><identifier>ISSN: 0362-1340</identifier><identifier>EISSN: 1558-1160</identifier><identifier>DOI: 10.1145/2954679.2872414</identifier><language>eng</language><ispartof>SIGPLAN notices, 2016-06, Vol.51 (4), p.217-232</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c125t-7126ba04b0cf3795c036171f67730d6fa6863f5f9d6ac19cd7597562f99bd8b93</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27901,27902</link.rule.ids></links><search><creatorcontrib>Balkind, Jonathan</creatorcontrib><creatorcontrib>McKeown, Michael</creatorcontrib><creatorcontrib>Fu, Yaosheng</creatorcontrib><creatorcontrib>Nguyen, Tri</creatorcontrib><creatorcontrib>Zhou, Yanqi</creatorcontrib><creatorcontrib>Lavrov, Alexey</creatorcontrib><creatorcontrib>Shahrad, Mohammad</creatorcontrib><creatorcontrib>Fuchs, Adi</creatorcontrib><creatorcontrib>Payne, Samuel</creatorcontrib><creatorcontrib>Liang, Xiaohua</creatorcontrib><creatorcontrib>Matl, Matthew</creatorcontrib><creatorcontrib>Wentzlaff, David</creatorcontrib><title>OpenPiton: An Open Source Manycore Research Framework</title><title>SIGPLAN notices</title><description>Industry is building larger, more complex, manycore processors on the back of strong institutional knowledge, but academic projects face difficulties in replicating that scale. To alleviate these difficulties and to develop and share knowledge, the community needs open architecture frameworks for simulation, synthesis, and software exploration which support extensibility, scalability, and configurability, alongside an established base of verification tools and supported software. In this paper we present OpenPiton, an open source framework for building scalable architecture research prototypes from 1 core to 500 million cores. OpenPiton is the world's first open source, general-purpose, multithreaded manycore processor and framework. OpenPiton leverages the industry hardened OpenSPARC T1 core with modifications and builds upon it with a scratch-built, scalable uncore creating a flexible, modern manycore design. In addition, OpenPiton provides synthesis and backend scripts for ASIC and FPGA to enable other researchers to bring their designs to implementation. OpenPiton provides a complete verification infrastructure of over 8000 tests, is supported by mature software tools, runs full-stack multiuser Debian Linux, and is written in industry standard Verilog. Multiple implementations of OpenPiton have been created including a taped-out 25-core implementation in IBM's 32nm process and multiple Xilinx FPGA prototypes.</description><issn>0362-1340</issn><issn>1558-1160</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2016</creationdate><recordtype>article</recordtype><recordid>eNotz01LAzEQgOFBFFyrZ39F2pl8zGSOUvyCQnvQc8hmN1DRtmx68d-ruKf39sIDcE-4JPJhZTV4Fl3aKNaTv4COQoiGiPESOnRsDTmP13DT2gciOrSxg257Gg-7_fl4uIWrmj_beDd3Ae9Pj2_rF7PZPr-uHzamkA1nI2S5z-h7LNWJhvJ7JqHKIg4HrpkjuxqqDpwLaRkkqAS2VbUfYq9uAav_b5mOrU1jTadp_5Wn70SY_iRplqRZ4n4AFt84XA</recordid><startdate>20160609</startdate><enddate>20160609</enddate><creator>Balkind, Jonathan</creator><creator>McKeown, Michael</creator><creator>Fu, Yaosheng</creator><creator>Nguyen, Tri</creator><creator>Zhou, Yanqi</creator><creator>Lavrov, Alexey</creator><creator>Shahrad, Mohammad</creator><creator>Fuchs, Adi</creator><creator>Payne, Samuel</creator><creator>Liang, Xiaohua</creator><creator>Matl, Matthew</creator><creator>Wentzlaff, David</creator><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20160609</creationdate><title>OpenPiton</title><author>Balkind, Jonathan ; McKeown, Michael ; Fu, Yaosheng ; Nguyen, Tri ; Zhou, Yanqi ; Lavrov, Alexey ; Shahrad, Mohammad ; Fuchs, Adi ; Payne, Samuel ; Liang, Xiaohua ; Matl, Matthew ; Wentzlaff, David</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c125t-7126ba04b0cf3795c036171f67730d6fa6863f5f9d6ac19cd7597562f99bd8b93</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2016</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Balkind, Jonathan</creatorcontrib><creatorcontrib>McKeown, Michael</creatorcontrib><creatorcontrib>Fu, Yaosheng</creatorcontrib><creatorcontrib>Nguyen, Tri</creatorcontrib><creatorcontrib>Zhou, Yanqi</creatorcontrib><creatorcontrib>Lavrov, Alexey</creatorcontrib><creatorcontrib>Shahrad, Mohammad</creatorcontrib><creatorcontrib>Fuchs, Adi</creatorcontrib><creatorcontrib>Payne, Samuel</creatorcontrib><creatorcontrib>Liang, Xiaohua</creatorcontrib><creatorcontrib>Matl, Matthew</creatorcontrib><creatorcontrib>Wentzlaff, David</creatorcontrib><collection>CrossRef</collection><jtitle>SIGPLAN notices</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Balkind, Jonathan</au><au>McKeown, Michael</au><au>Fu, Yaosheng</au><au>Nguyen, Tri</au><au>Zhou, Yanqi</au><au>Lavrov, Alexey</au><au>Shahrad, Mohammad</au><au>Fuchs, Adi</au><au>Payne, Samuel</au><au>Liang, Xiaohua</au><au>Matl, Matthew</au><au>Wentzlaff, David</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>OpenPiton: An Open Source Manycore Research Framework</atitle><jtitle>SIGPLAN notices</jtitle><date>2016-06-09</date><risdate>2016</risdate><volume>51</volume><issue>4</issue><spage>217</spage><epage>232</epage><pages>217-232</pages><issn>0362-1340</issn><eissn>1558-1160</eissn><abstract>Industry is building larger, more complex, manycore processors on the back of strong institutional knowledge, but academic projects face difficulties in replicating that scale. To alleviate these difficulties and to develop and share knowledge, the community needs open architecture frameworks for simulation, synthesis, and software exploration which support extensibility, scalability, and configurability, alongside an established base of verification tools and supported software. In this paper we present OpenPiton, an open source framework for building scalable architecture research prototypes from 1 core to 500 million cores. OpenPiton is the world's first open source, general-purpose, multithreaded manycore processor and framework. OpenPiton leverages the industry hardened OpenSPARC T1 core with modifications and builds upon it with a scratch-built, scalable uncore creating a flexible, modern manycore design. In addition, OpenPiton provides synthesis and backend scripts for ASIC and FPGA to enable other researchers to bring their designs to implementation. OpenPiton provides a complete verification infrastructure of over 8000 tests, is supported by mature software tools, runs full-stack multiuser Debian Linux, and is written in industry standard Verilog. Multiple implementations of OpenPiton have been created including a taped-out 25-core implementation in IBM's 32nm process and multiple Xilinx FPGA prototypes.</abstract><doi>10.1145/2954679.2872414</doi><tpages>16</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0362-1340
ispartof SIGPLAN notices, 2016-06, Vol.51 (4), p.217-232
issn 0362-1340
1558-1160
language eng
recordid cdi_crossref_primary_10_1145_2954679_2872414
source ACM Digital Library Complete
title OpenPiton: An Open Source Manycore Research Framework
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-21T17%3A04%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=OpenPiton:%20An%20Open%20Source%20Manycore%20Research%20Framework&rft.jtitle=SIGPLAN%20notices&rft.au=Balkind,%20Jonathan&rft.date=2016-06-09&rft.volume=51&rft.issue=4&rft.spage=217&rft.epage=232&rft.pages=217-232&rft.issn=0362-1340&rft.eissn=1558-1160&rft_id=info:doi/10.1145/2954679.2872414&rft_dat=%3Ccrossref%3E10_1145_2954679_2872414%3C/crossref%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true