Push-assisted migration of real-time tasks in multi-core processors
Multicores are becoming ubiquitous, not only in general-purpose but also embedded computing. This trend is a reflexion of contemporary embedded applications posing steadily increasing demands in processing power. On such platforms, prediction of timing behavior to ensure that deadlines of real-time...
Gespeichert in:
Veröffentlicht in: | SIGPLAN notices 2009-07, Vol.44 (7), p.80-89 |
---|---|
Hauptverfasser: | , , , |
Format: | Artikel |
Sprache: | eng |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 89 |
---|---|
container_issue | 7 |
container_start_page | 80 |
container_title | SIGPLAN notices |
container_volume | 44 |
creator | Sarkar, Abhik Mueller, Frank Ramaprasad, Harini Mohan, Sibin |
description | Multicores are becoming ubiquitous, not only in general-purpose but also embedded computing. This trend is a reflexion of contemporary embedded applications posing steadily increasing demands in processing power. On such platforms, prediction of timing behavior to ensure that deadlines of real-time tasks can be met is becoming increasingly difficult. While real-time multicore scheduling approaches help to assure deadlines based on firm theoretical properties, their reliance on task migration poses a significant challenge to timing predictability in practice. Task migration actually (a) reduces timing predictability for contemporary multicores due to cache warm-up overheads while (b) increasing traffic on the network-on-chip (NoC) interconnect.
This paper puts forth a fundamentally new approach to increase the timing predictability of multicore architectures aimed at task migration in embedded environments. A task migration between two cores imposes cache warm-up overheads on the migration target, which can lead to missed deadlines for tight real-time schedules. We propose novel micro-architectural support to migrate cache lines. Our scheme shows dramatically increased predictability in the presence of cross-core migration.
Experimental results for schedules demonstrate that our scheme enables real-time tasks to meet their deadlines in the presence of task migration. Our results illustrate that increases in execution time due to migration is reduced by our scheme to levels that may prevent deadline misses of real-time tasks that would otherwise occur. Our mechanism imposes an overhead at a fraction of the task's execution time, yet this overhead can be steered to fill idle slots in the schedule,
i.e.
, it does not contribute to the execution time of the migrated task. Overall, our novel migration scheme provides a unique mechanism capable of significantly increasing timing predictability in the wake of task migration. |
doi_str_mv | 10.1145/1543136.1542464 |
format | Article |
fullrecord | <record><control><sourceid>crossref</sourceid><recordid>TN_cdi_crossref_primary_10_1145_1543136_1542464</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_1145_1543136_1542464</sourcerecordid><originalsourceid>FETCH-LOGICAL-c271t-bd7e56550ebf58f91a99e4bde9eb0efa73bc0ee3b8b6d366024e5ed41bab71013</originalsourceid><addsrcrecordid>eNot0LtOwzAUgGELgUQpzKx-AbfnxJckI4q4VKoEA8yRnZyAIakrn3Tg7QGR6d_-4RPiFmGDaOwWrdGo3ea3hXHmTKzQ2kohOjgXK9CuUKgNXIor5k8A0FBUK9G8nPhDeebIM_Vyiu_ZzzEdZBpkJj-qOU4kZ89fLONBTqdxjqpLmeQxp46YU-ZrcTH4kelm6Vq8Pdy_Nk9q__y4a-72qitKnFXoS7LOWqAw2Gqo0dc1mdBTTQFo8KUOHRDpUAXXa-egMGSpNxh8KBFQr8X2_9vlxJxpaI85Tj5_twjtn0G7GLSLgf4BxzxP2Q</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Push-assisted migration of real-time tasks in multi-core processors</title><source>ACM Digital Library Complete</source><creator>Sarkar, Abhik ; Mueller, Frank ; Ramaprasad, Harini ; Mohan, Sibin</creator><creatorcontrib>Sarkar, Abhik ; Mueller, Frank ; Ramaprasad, Harini ; Mohan, Sibin</creatorcontrib><description>Multicores are becoming ubiquitous, not only in general-purpose but also embedded computing. This trend is a reflexion of contemporary embedded applications posing steadily increasing demands in processing power. On such platforms, prediction of timing behavior to ensure that deadlines of real-time tasks can be met is becoming increasingly difficult. While real-time multicore scheduling approaches help to assure deadlines based on firm theoretical properties, their reliance on task migration poses a significant challenge to timing predictability in practice. Task migration actually (a) reduces timing predictability for contemporary multicores due to cache warm-up overheads while (b) increasing traffic on the network-on-chip (NoC) interconnect.
This paper puts forth a fundamentally new approach to increase the timing predictability of multicore architectures aimed at task migration in embedded environments. A task migration between two cores imposes cache warm-up overheads on the migration target, which can lead to missed deadlines for tight real-time schedules. We propose novel micro-architectural support to migrate cache lines. Our scheme shows dramatically increased predictability in the presence of cross-core migration.
Experimental results for schedules demonstrate that our scheme enables real-time tasks to meet their deadlines in the presence of task migration. Our results illustrate that increases in execution time due to migration is reduced by our scheme to levels that may prevent deadline misses of real-time tasks that would otherwise occur. Our mechanism imposes an overhead at a fraction of the task's execution time, yet this overhead can be steered to fill idle slots in the schedule,
i.e.
, it does not contribute to the execution time of the migrated task. Overall, our novel migration scheme provides a unique mechanism capable of significantly increasing timing predictability in the wake of task migration.</description><identifier>ISSN: 0362-1340</identifier><identifier>EISSN: 1558-1160</identifier><identifier>DOI: 10.1145/1543136.1542464</identifier><language>eng</language><ispartof>SIGPLAN notices, 2009-07, Vol.44 (7), p.80-89</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c271t-bd7e56550ebf58f91a99e4bde9eb0efa73bc0ee3b8b6d366024e5ed41bab71013</citedby><cites>FETCH-LOGICAL-c271t-bd7e56550ebf58f91a99e4bde9eb0efa73bc0ee3b8b6d366024e5ed41bab71013</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27901,27902</link.rule.ids></links><search><creatorcontrib>Sarkar, Abhik</creatorcontrib><creatorcontrib>Mueller, Frank</creatorcontrib><creatorcontrib>Ramaprasad, Harini</creatorcontrib><creatorcontrib>Mohan, Sibin</creatorcontrib><title>Push-assisted migration of real-time tasks in multi-core processors</title><title>SIGPLAN notices</title><description>Multicores are becoming ubiquitous, not only in general-purpose but also embedded computing. This trend is a reflexion of contemporary embedded applications posing steadily increasing demands in processing power. On such platforms, prediction of timing behavior to ensure that deadlines of real-time tasks can be met is becoming increasingly difficult. While real-time multicore scheduling approaches help to assure deadlines based on firm theoretical properties, their reliance on task migration poses a significant challenge to timing predictability in practice. Task migration actually (a) reduces timing predictability for contemporary multicores due to cache warm-up overheads while (b) increasing traffic on the network-on-chip (NoC) interconnect.
This paper puts forth a fundamentally new approach to increase the timing predictability of multicore architectures aimed at task migration in embedded environments. A task migration between two cores imposes cache warm-up overheads on the migration target, which can lead to missed deadlines for tight real-time schedules. We propose novel micro-architectural support to migrate cache lines. Our scheme shows dramatically increased predictability in the presence of cross-core migration.
Experimental results for schedules demonstrate that our scheme enables real-time tasks to meet their deadlines in the presence of task migration. Our results illustrate that increases in execution time due to migration is reduced by our scheme to levels that may prevent deadline misses of real-time tasks that would otherwise occur. Our mechanism imposes an overhead at a fraction of the task's execution time, yet this overhead can be steered to fill idle slots in the schedule,
i.e.
, it does not contribute to the execution time of the migrated task. Overall, our novel migration scheme provides a unique mechanism capable of significantly increasing timing predictability in the wake of task migration.</description><issn>0362-1340</issn><issn>1558-1160</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2009</creationdate><recordtype>article</recordtype><recordid>eNot0LtOwzAUgGELgUQpzKx-AbfnxJckI4q4VKoEA8yRnZyAIakrn3Tg7QGR6d_-4RPiFmGDaOwWrdGo3ea3hXHmTKzQ2kohOjgXK9CuUKgNXIor5k8A0FBUK9G8nPhDeebIM_Vyiu_ZzzEdZBpkJj-qOU4kZ89fLONBTqdxjqpLmeQxp46YU-ZrcTH4kelm6Vq8Pdy_Nk9q__y4a-72qitKnFXoS7LOWqAw2Gqo0dc1mdBTTQFo8KUOHRDpUAXXa-egMGSpNxh8KBFQr8X2_9vlxJxpaI85Tj5_twjtn0G7GLSLgf4BxzxP2Q</recordid><startdate>20090701</startdate><enddate>20090701</enddate><creator>Sarkar, Abhik</creator><creator>Mueller, Frank</creator><creator>Ramaprasad, Harini</creator><creator>Mohan, Sibin</creator><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20090701</creationdate><title>Push-assisted migration of real-time tasks in multi-core processors</title><author>Sarkar, Abhik ; Mueller, Frank ; Ramaprasad, Harini ; Mohan, Sibin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c271t-bd7e56550ebf58f91a99e4bde9eb0efa73bc0ee3b8b6d366024e5ed41bab71013</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2009</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Sarkar, Abhik</creatorcontrib><creatorcontrib>Mueller, Frank</creatorcontrib><creatorcontrib>Ramaprasad, Harini</creatorcontrib><creatorcontrib>Mohan, Sibin</creatorcontrib><collection>CrossRef</collection><jtitle>SIGPLAN notices</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Sarkar, Abhik</au><au>Mueller, Frank</au><au>Ramaprasad, Harini</au><au>Mohan, Sibin</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Push-assisted migration of real-time tasks in multi-core processors</atitle><jtitle>SIGPLAN notices</jtitle><date>2009-07-01</date><risdate>2009</risdate><volume>44</volume><issue>7</issue><spage>80</spage><epage>89</epage><pages>80-89</pages><issn>0362-1340</issn><eissn>1558-1160</eissn><abstract>Multicores are becoming ubiquitous, not only in general-purpose but also embedded computing. This trend is a reflexion of contemporary embedded applications posing steadily increasing demands in processing power. On such platforms, prediction of timing behavior to ensure that deadlines of real-time tasks can be met is becoming increasingly difficult. While real-time multicore scheduling approaches help to assure deadlines based on firm theoretical properties, their reliance on task migration poses a significant challenge to timing predictability in practice. Task migration actually (a) reduces timing predictability for contemporary multicores due to cache warm-up overheads while (b) increasing traffic on the network-on-chip (NoC) interconnect.
This paper puts forth a fundamentally new approach to increase the timing predictability of multicore architectures aimed at task migration in embedded environments. A task migration between two cores imposes cache warm-up overheads on the migration target, which can lead to missed deadlines for tight real-time schedules. We propose novel micro-architectural support to migrate cache lines. Our scheme shows dramatically increased predictability in the presence of cross-core migration.
Experimental results for schedules demonstrate that our scheme enables real-time tasks to meet their deadlines in the presence of task migration. Our results illustrate that increases in execution time due to migration is reduced by our scheme to levels that may prevent deadline misses of real-time tasks that would otherwise occur. Our mechanism imposes an overhead at a fraction of the task's execution time, yet this overhead can be steered to fill idle slots in the schedule,
i.e.
, it does not contribute to the execution time of the migrated task. Overall, our novel migration scheme provides a unique mechanism capable of significantly increasing timing predictability in the wake of task migration.</abstract><doi>10.1145/1543136.1542464</doi><tpages>10</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0362-1340 |
ispartof | SIGPLAN notices, 2009-07, Vol.44 (7), p.80-89 |
issn | 0362-1340 1558-1160 |
language | eng |
recordid | cdi_crossref_primary_10_1145_1543136_1542464 |
source | ACM Digital Library Complete |
title | Push-assisted migration of real-time tasks in multi-core processors |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T14%3A06%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Push-assisted%20migration%20of%20real-time%20tasks%20in%20multi-core%20processors&rft.jtitle=SIGPLAN%20notices&rft.au=Sarkar,%20Abhik&rft.date=2009-07-01&rft.volume=44&rft.issue=7&rft.spage=80&rft.epage=89&rft.pages=80-89&rft.issn=0362-1340&rft.eissn=1558-1160&rft_id=info:doi/10.1145/1543136.1542464&rft_dat=%3Ccrossref%3E10_1145_1543136_1542464%3C/crossref%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |