Design of a Nine-Transistor/Two-Magnetic-Tunnel-Junction-Cell-Based Low-Energy Nonvolatile Ternary Content-Addressable Memory
Towards a low search-energy nonvolatile ternary content-addressable memory (TCAM), we propose a novel nine-transistor/two-magnetic-tunnel-junction (9T--2MTJ) nonvolatile TCAM cell circuit with a high-speed accessibility. Since critical path for switching in the TCAM cell circuit is only a single met...
Gespeichert in:
Veröffentlicht in: | Japanese Journal of Applied Physics 2012-02, Vol.51 (2), p.02BM06-02BM06-5 |
---|---|
Hauptverfasser: | , , , , , |
Format: | Artikel |
Sprache: | eng |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 02BM06-5 |
---|---|
container_issue | 2 |
container_start_page | 02BM06 |
container_title | Japanese Journal of Applied Physics |
container_volume | 51 |
creator | Matsunaga, Shoun Katsumata, Akira Natsui, Masanori Endoh, Tetsuo Ohno, Hideo Hanyu, Takahiro |
description | Towards a low search-energy nonvolatile ternary content-addressable memory (TCAM), we propose a novel nine-transistor/two-magnetic-tunnel-junction (9T--2MTJ) nonvolatile TCAM cell circuit with a high-speed accessibility. Since critical path for switching in the TCAM cell circuit is only a single metal-oxide-semiconductor (MOS) transistor, switching delay of the TCAM word circuit is minimized. As a result, the worst-case switching delay of 0.22 ns is achieved in a 144-bit word circuit under a 90 nm complementary MOS (CMOS)/MTJ technology, which is about 2.6 times faster than that of a conventional CMOS-based TCAM. In order to minimize the active power dissipation in the proposed TCAM, a multi-level segmented match-line scheme that maximally brings inessential cells to standby state is also applied to the 9T--2MTJ-cell-based word circuit. Finally, low search-energy of 0.73 fJ/bit/search is achieved in a 144-bit $\times$ 256-word nonvolatile TCAM together with eliminating standby power using nonvolatility. |
doi_str_mv | 10.1143/JJAP.51.02BM06 |
format | Article |
fullrecord | <record><control><sourceid>ipap_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1143_JJAP_51_02BM06</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_1143_JJAP_51_02BM06</sourcerecordid><originalsourceid>FETCH-LOGICAL-c340t-61cbf1ccabafcdb26db09ee910ad978c764bb0c93029ab7537b77343da379f553</originalsourceid><addsrcrecordid>eNqFkD1PwzAQhi0EEqWwMntGcmrHTkzGNpSPqi0MYY5s51IZpXZlp1Qd-O-kKjvTq9N7z-n0IHTPaMKY4JPFYvqRZCyh6WxF8ws0YlxIImieXaIRpSkjokjTa3QT49cw5plgI_TzBNFuHPYtVnhtHZAqKBdt7H2YVAdPVmrjoLeGVHvnoCOLvTO99Y6U0HVkpiI0eOkPZO4gbI547d2371RvO8AVBKfCEZfe9eB6Mm2aADEqPXQr2PpwvEVXreoi3P3lGH0-z6vylSzfX97K6ZIYLmhPcmZ0y4xRWrWm0WneaFoAFIyqppCPRuZCa2oKTtNCaZlxqaXkgjeKy6LNMj5GyfmuCT7GAG29C3Y7_FYzWp_k1Sd5dcbqs7wBeDgDdqd2_y3_Arxrcf0</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Design of a Nine-Transistor/Two-Magnetic-Tunnel-Junction-Cell-Based Low-Energy Nonvolatile Ternary Content-Addressable Memory</title><source>IOP Publishing Journals</source><source>Institute of Physics (IOP) Journals - HEAL-Link</source><creator>Matsunaga, Shoun ; Katsumata, Akira ; Natsui, Masanori ; Endoh, Tetsuo ; Ohno, Hideo ; Hanyu, Takahiro</creator><creatorcontrib>Matsunaga, Shoun ; Katsumata, Akira ; Natsui, Masanori ; Endoh, Tetsuo ; Ohno, Hideo ; Hanyu, Takahiro</creatorcontrib><description>Towards a low search-energy nonvolatile ternary content-addressable memory (TCAM), we propose a novel nine-transistor/two-magnetic-tunnel-junction (9T--2MTJ) nonvolatile TCAM cell circuit with a high-speed accessibility. Since critical path for switching in the TCAM cell circuit is only a single metal-oxide-semiconductor (MOS) transistor, switching delay of the TCAM word circuit is minimized. As a result, the worst-case switching delay of 0.22 ns is achieved in a 144-bit word circuit under a 90 nm complementary MOS (CMOS)/MTJ technology, which is about 2.6 times faster than that of a conventional CMOS-based TCAM. In order to minimize the active power dissipation in the proposed TCAM, a multi-level segmented match-line scheme that maximally brings inessential cells to standby state is also applied to the 9T--2MTJ-cell-based word circuit. Finally, low search-energy of 0.73 fJ/bit/search is achieved in a 144-bit $\times$ 256-word nonvolatile TCAM together with eliminating standby power using nonvolatility.</description><identifier>ISSN: 0021-4922</identifier><identifier>EISSN: 1347-4065</identifier><identifier>DOI: 10.1143/JJAP.51.02BM06</identifier><language>eng</language><publisher>The Japan Society of Applied Physics</publisher><ispartof>Japanese Journal of Applied Physics, 2012-02, Vol.51 (2), p.02BM06-02BM06-5</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c340t-61cbf1ccabafcdb26db09ee910ad978c764bb0c93029ab7537b77343da379f553</citedby><cites>FETCH-LOGICAL-c340t-61cbf1ccabafcdb26db09ee910ad978c764bb0c93029ab7537b77343da379f553</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27903,27904</link.rule.ids></links><search><creatorcontrib>Matsunaga, Shoun</creatorcontrib><creatorcontrib>Katsumata, Akira</creatorcontrib><creatorcontrib>Natsui, Masanori</creatorcontrib><creatorcontrib>Endoh, Tetsuo</creatorcontrib><creatorcontrib>Ohno, Hideo</creatorcontrib><creatorcontrib>Hanyu, Takahiro</creatorcontrib><title>Design of a Nine-Transistor/Two-Magnetic-Tunnel-Junction-Cell-Based Low-Energy Nonvolatile Ternary Content-Addressable Memory</title><title>Japanese Journal of Applied Physics</title><description>Towards a low search-energy nonvolatile ternary content-addressable memory (TCAM), we propose a novel nine-transistor/two-magnetic-tunnel-junction (9T--2MTJ) nonvolatile TCAM cell circuit with a high-speed accessibility. Since critical path for switching in the TCAM cell circuit is only a single metal-oxide-semiconductor (MOS) transistor, switching delay of the TCAM word circuit is minimized. As a result, the worst-case switching delay of 0.22 ns is achieved in a 144-bit word circuit under a 90 nm complementary MOS (CMOS)/MTJ technology, which is about 2.6 times faster than that of a conventional CMOS-based TCAM. In order to minimize the active power dissipation in the proposed TCAM, a multi-level segmented match-line scheme that maximally brings inessential cells to standby state is also applied to the 9T--2MTJ-cell-based word circuit. Finally, low search-energy of 0.73 fJ/bit/search is achieved in a 144-bit $\times$ 256-word nonvolatile TCAM together with eliminating standby power using nonvolatility.</description><issn>0021-4922</issn><issn>1347-4065</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2012</creationdate><recordtype>article</recordtype><recordid>eNqFkD1PwzAQhi0EEqWwMntGcmrHTkzGNpSPqi0MYY5s51IZpXZlp1Qd-O-kKjvTq9N7z-n0IHTPaMKY4JPFYvqRZCyh6WxF8ws0YlxIImieXaIRpSkjokjTa3QT49cw5plgI_TzBNFuHPYtVnhtHZAqKBdt7H2YVAdPVmrjoLeGVHvnoCOLvTO99Y6U0HVkpiI0eOkPZO4gbI547d2371RvO8AVBKfCEZfe9eB6Mm2aADEqPXQr2PpwvEVXreoi3P3lGH0-z6vylSzfX97K6ZIYLmhPcmZ0y4xRWrWm0WneaFoAFIyqppCPRuZCa2oKTtNCaZlxqaXkgjeKy6LNMj5GyfmuCT7GAG29C3Y7_FYzWp_k1Sd5dcbqs7wBeDgDdqd2_y3_Arxrcf0</recordid><startdate>20120201</startdate><enddate>20120201</enddate><creator>Matsunaga, Shoun</creator><creator>Katsumata, Akira</creator><creator>Natsui, Masanori</creator><creator>Endoh, Tetsuo</creator><creator>Ohno, Hideo</creator><creator>Hanyu, Takahiro</creator><general>The Japan Society of Applied Physics</general><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20120201</creationdate><title>Design of a Nine-Transistor/Two-Magnetic-Tunnel-Junction-Cell-Based Low-Energy Nonvolatile Ternary Content-Addressable Memory</title><author>Matsunaga, Shoun ; Katsumata, Akira ; Natsui, Masanori ; Endoh, Tetsuo ; Ohno, Hideo ; Hanyu, Takahiro</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c340t-61cbf1ccabafcdb26db09ee910ad978c764bb0c93029ab7537b77343da379f553</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Matsunaga, Shoun</creatorcontrib><creatorcontrib>Katsumata, Akira</creatorcontrib><creatorcontrib>Natsui, Masanori</creatorcontrib><creatorcontrib>Endoh, Tetsuo</creatorcontrib><creatorcontrib>Ohno, Hideo</creatorcontrib><creatorcontrib>Hanyu, Takahiro</creatorcontrib><collection>CrossRef</collection><jtitle>Japanese Journal of Applied Physics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Matsunaga, Shoun</au><au>Katsumata, Akira</au><au>Natsui, Masanori</au><au>Endoh, Tetsuo</au><au>Ohno, Hideo</au><au>Hanyu, Takahiro</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Design of a Nine-Transistor/Two-Magnetic-Tunnel-Junction-Cell-Based Low-Energy Nonvolatile Ternary Content-Addressable Memory</atitle><jtitle>Japanese Journal of Applied Physics</jtitle><date>2012-02-01</date><risdate>2012</risdate><volume>51</volume><issue>2</issue><spage>02BM06</spage><epage>02BM06-5</epage><pages>02BM06-02BM06-5</pages><issn>0021-4922</issn><eissn>1347-4065</eissn><abstract>Towards a low search-energy nonvolatile ternary content-addressable memory (TCAM), we propose a novel nine-transistor/two-magnetic-tunnel-junction (9T--2MTJ) nonvolatile TCAM cell circuit with a high-speed accessibility. Since critical path for switching in the TCAM cell circuit is only a single metal-oxide-semiconductor (MOS) transistor, switching delay of the TCAM word circuit is minimized. As a result, the worst-case switching delay of 0.22 ns is achieved in a 144-bit word circuit under a 90 nm complementary MOS (CMOS)/MTJ technology, which is about 2.6 times faster than that of a conventional CMOS-based TCAM. In order to minimize the active power dissipation in the proposed TCAM, a multi-level segmented match-line scheme that maximally brings inessential cells to standby state is also applied to the 9T--2MTJ-cell-based word circuit. Finally, low search-energy of 0.73 fJ/bit/search is achieved in a 144-bit $\times$ 256-word nonvolatile TCAM together with eliminating standby power using nonvolatility.</abstract><pub>The Japan Society of Applied Physics</pub><doi>10.1143/JJAP.51.02BM06</doi></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0021-4922 |
ispartof | Japanese Journal of Applied Physics, 2012-02, Vol.51 (2), p.02BM06-02BM06-5 |
issn | 0021-4922 1347-4065 |
language | eng |
recordid | cdi_crossref_primary_10_1143_JJAP_51_02BM06 |
source | IOP Publishing Journals; Institute of Physics (IOP) Journals - HEAL-Link |
title | Design of a Nine-Transistor/Two-Magnetic-Tunnel-Junction-Cell-Based Low-Energy Nonvolatile Ternary Content-Addressable Memory |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T03%3A20%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ipap_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Design%20of%20a%20Nine-Transistor/Two-Magnetic-Tunnel-Junction-Cell-Based%20Low-Energy%20Nonvolatile%20Ternary%20Content-Addressable%20Memory&rft.jtitle=Japanese%20Journal%20of%20Applied%20Physics&rft.au=Matsunaga,%20Shoun&rft.date=2012-02-01&rft.volume=51&rft.issue=2&rft.spage=02BM06&rft.epage=02BM06-5&rft.pages=02BM06-02BM06-5&rft.issn=0021-4922&rft.eissn=1347-4065&rft_id=info:doi/10.1143/JJAP.51.02BM06&rft_dat=%3Cipap_cross%3E10_1143_JJAP_51_02BM06%3C/ipap_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |