Vertical System Integration by Using Inter-Chip Vias and Solid-Liquid Interdiffusion Bonding
A new approach for 3D system integration, called Inter Chip Via-Solid Liquid Interdiffusion (ICV-SLID) is introduced. This is a new chip-to-wafer stacking technology which combines the advantages of the Inter Chip Via (ICV) process and the solid-liquid-interdiffusion technique (SLID) of copper and t...
Gespeichert in:
Veröffentlicht in: | Japanese Journal of Applied Physics 2004-07, Vol.43 (7A), p.L829 |
---|---|
Hauptverfasser: | , , , , |
Format: | Artikel |
Sprache: | eng |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | 7A |
container_start_page | L829 |
container_title | Japanese Journal of Applied Physics |
container_volume | 43 |
creator | Klumpp, Armin Merkel, Reinhard Ramm, Peter Weber, Josef Wieland, Robert |
description | A new approach for 3D system integration, called Inter Chip Via-Solid Liquid Interdiffusion (ICV-SLID) is introduced. This is a new chip-to-wafer stacking technology which combines the advantages of the Inter Chip Via (ICV) process and the solid-liquid-interdiffusion technique (SLID) of copper and tin. The fully modular ICV-SLID concept allows the formation of multiple device stacks. A test chip was designed and the total process sequence of the ICV-SLID technology for the realization of a three-layer chip-to-wafer stack was demonstrated. The proposed wafer-level 3D integration concept has the potential for low cost fabrication of multi-layer high-performance 3D-SoCs and is well suited as a replacement for embedded technologies based on monolithic integration. |
doi_str_mv | 10.1143/JJAP.43.L829 |
format | Article |
fullrecord | <record><control><sourceid>crossref</sourceid><recordid>TN_cdi_crossref_primary_10_1143_JJAP_43_L829</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_1143_JJAP_43_L829</sourcerecordid><originalsourceid>FETCH-LOGICAL-c356t-1eccdc115ba4b244e89d1be01798c98bb4718e74b604191fb7e7d5b852a21c463</originalsourceid><addsrcrecordid>eNotkMtOwzAURC0EEqGw4wP8Abj4OjevZamgtIoEUmlXSJFfKUZtUux0kb8noaxGM5qZxSHkHvgUAOPH1Wr2PsV4WuaiuCARxJgx5GlySSLOBTAshLgmNyF8DzZNECLyubW-c1ru6boPnT3QZdPZnZedaxuqeroJrtn9hZ7Nv9yRbp0MVDaGrtu9M6x0PydnzgXj6voUxuFT25hhd0uuarkP9u5fJ2Tz8vwxf2Xl22I5n5VMx0naMbBaGw2QKIlKINq8MKAsh6zIdZErhRnkNkOVcoQCapXZzCQqT4QUoDGNJ-Th_Kt9G4K3dXX07iB9XwGvRjLVSKYadCQT_wJVIlcw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Vertical System Integration by Using Inter-Chip Vias and Solid-Liquid Interdiffusion Bonding</title><source>IOP Publishing Journals</source><source>Institute of Physics (IOP) Journals - HEAL-Link</source><creator>Klumpp, Armin ; Merkel, Reinhard ; Ramm, Peter ; Weber, Josef ; Wieland, Robert</creator><creatorcontrib>Klumpp, Armin ; Merkel, Reinhard ; Ramm, Peter ; Weber, Josef ; Wieland, Robert</creatorcontrib><description>A new approach for 3D system integration, called Inter Chip Via-Solid Liquid Interdiffusion (ICV-SLID) is introduced. This is a new chip-to-wafer stacking technology which combines the advantages of the Inter Chip Via (ICV) process and the solid-liquid-interdiffusion technique (SLID) of copper and tin. The fully modular ICV-SLID concept allows the formation of multiple device stacks. A test chip was designed and the total process sequence of the ICV-SLID technology for the realization of a three-layer chip-to-wafer stack was demonstrated. The proposed wafer-level 3D integration concept has the potential for low cost fabrication of multi-layer high-performance 3D-SoCs and is well suited as a replacement for embedded technologies based on monolithic integration.</description><identifier>ISSN: 0021-4922</identifier><identifier>EISSN: 1347-4065</identifier><identifier>DOI: 10.1143/JJAP.43.L829</identifier><language>eng</language><ispartof>Japanese Journal of Applied Physics, 2004-07, Vol.43 (7A), p.L829</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c356t-1eccdc115ba4b244e89d1be01798c98bb4718e74b604191fb7e7d5b852a21c463</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27923,27924</link.rule.ids></links><search><creatorcontrib>Klumpp, Armin</creatorcontrib><creatorcontrib>Merkel, Reinhard</creatorcontrib><creatorcontrib>Ramm, Peter</creatorcontrib><creatorcontrib>Weber, Josef</creatorcontrib><creatorcontrib>Wieland, Robert</creatorcontrib><title>Vertical System Integration by Using Inter-Chip Vias and Solid-Liquid Interdiffusion Bonding</title><title>Japanese Journal of Applied Physics</title><description>A new approach for 3D system integration, called Inter Chip Via-Solid Liquid Interdiffusion (ICV-SLID) is introduced. This is a new chip-to-wafer stacking technology which combines the advantages of the Inter Chip Via (ICV) process and the solid-liquid-interdiffusion technique (SLID) of copper and tin. The fully modular ICV-SLID concept allows the formation of multiple device stacks. A test chip was designed and the total process sequence of the ICV-SLID technology for the realization of a three-layer chip-to-wafer stack was demonstrated. The proposed wafer-level 3D integration concept has the potential for low cost fabrication of multi-layer high-performance 3D-SoCs and is well suited as a replacement for embedded technologies based on monolithic integration.</description><issn>0021-4922</issn><issn>1347-4065</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2004</creationdate><recordtype>article</recordtype><recordid>eNotkMtOwzAURC0EEqGw4wP8Abj4OjevZamgtIoEUmlXSJFfKUZtUux0kb8noaxGM5qZxSHkHvgUAOPH1Wr2PsV4WuaiuCARxJgx5GlySSLOBTAshLgmNyF8DzZNECLyubW-c1ru6boPnT3QZdPZnZedaxuqeroJrtn9hZ7Nv9yRbp0MVDaGrtu9M6x0PydnzgXj6voUxuFT25hhd0uuarkP9u5fJ2Tz8vwxf2Xl22I5n5VMx0naMbBaGw2QKIlKINq8MKAsh6zIdZErhRnkNkOVcoQCapXZzCQqT4QUoDGNJ-Th_Kt9G4K3dXX07iB9XwGvRjLVSKYadCQT_wJVIlcw</recordid><startdate>20040701</startdate><enddate>20040701</enddate><creator>Klumpp, Armin</creator><creator>Merkel, Reinhard</creator><creator>Ramm, Peter</creator><creator>Weber, Josef</creator><creator>Wieland, Robert</creator><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20040701</creationdate><title>Vertical System Integration by Using Inter-Chip Vias and Solid-Liquid Interdiffusion Bonding</title><author>Klumpp, Armin ; Merkel, Reinhard ; Ramm, Peter ; Weber, Josef ; Wieland, Robert</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c356t-1eccdc115ba4b244e89d1be01798c98bb4718e74b604191fb7e7d5b852a21c463</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2004</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Klumpp, Armin</creatorcontrib><creatorcontrib>Merkel, Reinhard</creatorcontrib><creatorcontrib>Ramm, Peter</creatorcontrib><creatorcontrib>Weber, Josef</creatorcontrib><creatorcontrib>Wieland, Robert</creatorcontrib><collection>CrossRef</collection><jtitle>Japanese Journal of Applied Physics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Klumpp, Armin</au><au>Merkel, Reinhard</au><au>Ramm, Peter</au><au>Weber, Josef</au><au>Wieland, Robert</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Vertical System Integration by Using Inter-Chip Vias and Solid-Liquid Interdiffusion Bonding</atitle><jtitle>Japanese Journal of Applied Physics</jtitle><date>2004-07-01</date><risdate>2004</risdate><volume>43</volume><issue>7A</issue><spage>L829</spage><pages>L829-</pages><issn>0021-4922</issn><eissn>1347-4065</eissn><abstract>A new approach for 3D system integration, called Inter Chip Via-Solid Liquid Interdiffusion (ICV-SLID) is introduced. This is a new chip-to-wafer stacking technology which combines the advantages of the Inter Chip Via (ICV) process and the solid-liquid-interdiffusion technique (SLID) of copper and tin. The fully modular ICV-SLID concept allows the formation of multiple device stacks. A test chip was designed and the total process sequence of the ICV-SLID technology for the realization of a three-layer chip-to-wafer stack was demonstrated. The proposed wafer-level 3D integration concept has the potential for low cost fabrication of multi-layer high-performance 3D-SoCs and is well suited as a replacement for embedded technologies based on monolithic integration.</abstract><doi>10.1143/JJAP.43.L829</doi></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0021-4922 |
ispartof | Japanese Journal of Applied Physics, 2004-07, Vol.43 (7A), p.L829 |
issn | 0021-4922 1347-4065 |
language | eng |
recordid | cdi_crossref_primary_10_1143_JJAP_43_L829 |
source | IOP Publishing Journals; Institute of Physics (IOP) Journals - HEAL-Link |
title | Vertical System Integration by Using Inter-Chip Vias and Solid-Liquid Interdiffusion Bonding |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T07%3A34%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Vertical%20System%20Integration%20by%20Using%20Inter-Chip%20Vias%20and%20Solid-Liquid%20Interdiffusion%20Bonding&rft.jtitle=Japanese%20Journal%20of%20Applied%20Physics&rft.au=Klumpp,%20Armin&rft.date=2004-07-01&rft.volume=43&rft.issue=7A&rft.spage=L829&rft.pages=L829-&rft.issn=0021-4922&rft.eissn=1347-4065&rft_id=info:doi/10.1143/JJAP.43.L829&rft_dat=%3Ccrossref%3E10_1143_JJAP_43_L829%3C/crossref%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |