Current Status of Research and Development for Three-Dimensional Chip Stack Technology

The national project of “Ultra High-Density Electronic System Integration” was initiated in 1999. This is the first project to focus on a niche area between electronic devices and systems. It aims to develop technologies for overcoming the problems in terms of performance of electronic systems. Thre...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Japanese Journal of Applied Physics 2001-04, Vol.40 (4S), p.3032
Hauptverfasser: Kenji Takahashi, Kenji Takahashi, Hiroshi Terao, Hiroshi Terao, Yoshihiro Tomita, Yoshihiro Tomita, Yasuhiro Yamaji, Yasuhiro Yamaji, Masataka Hoshino, Masataka Hoshino, Tomotoshi Sato, Tomotoshi Sato, Tadahiro Morifuji, Tadahiro Morifuji, Masahiro Sunohara, Masahiro Sunohara, Manabu Bonkohara, Manabu Bonkohara
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The national project of “Ultra High-Density Electronic System Integration” was initiated in 1999. This is the first project to focus on a niche area between electronic devices and systems. It aims to develop technologies for overcoming the problems in terms of performance of electronic systems. Three-dimensional (3D) LSI chip stacking, optoelectronics hybrid integration, and optimum circuit design are the technology categories. For the 3D stacking technology, a chip-based stacking technology is under extensive development that includes wafer preparation for chip stacking, wafer thinning, chip stacking, and inspection and testing. In this paper, the current development status of the 3D stacking technology, called V-STACK technology, is introduced.
ISSN:0021-4922
1347-4065
DOI:10.1143/JJAP.40.3032