Short Complete Fault Detection Tests for Logic Networks with Fan-In Two
It is established that we can implement almost every Boolean function on n variables by a logic network in the basis { x & y , x ∨ y , x ⨁ y , 1}, allowing a complete fault detection test with length at most 4 under arbitrary stuck-at faults at outputs of gates. The following assertions are also...
Gespeichert in:
Veröffentlicht in: | Journal of applied and industrial mathematics 2019, Vol.13 (1), p.118-131 |
---|---|
1. Verfasser: | |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 131 |
---|---|
container_issue | 1 |
container_start_page | 118 |
container_title | Journal of applied and industrial mathematics |
container_volume | 13 |
creator | Popkov, K. A. |
description | It is established that we can implement almost every Boolean function on
n
variables by a logic network in the basis {
x
&
y
,
x
∨
y
,
x
⨁
y
, 1}, allowing a complete fault detection test with length at most 4 under arbitrary stuck-at faults at outputs of gates. The following assertions are also proved:We can implement each Boolean function on
n
variables by a logic network in the basis {
x
&
y
,
x
∨
y
,
x
⨁
y
, 1} (in the basis {
x
&
y
,
x
∨
y
,
x
∨
y
,
x
⨁ y}) containing at most one dummy variable and allowing a complete fault detection test of length at most 5 (at most 4, respectively) under faults of the same type. |
doi_str_mv | 10.1134/S1990478919010137 |
format | Article |
fullrecord | <record><control><sourceid>crossref_sprin</sourceid><recordid>TN_cdi_crossref_primary_10_1134_S1990478919010137</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_1134_S1990478919010137</sourcerecordid><originalsourceid>FETCH-LOGICAL-c2037-89585c8377861525f52132f4c7f51947807b2c70369bbbba7ee331ddc08d9cb73</originalsourceid><addsrcrecordid>eNp9kFFLwzAUhYMoOOZ-gG_5A9XcpGmSR5luDoo-bD6XNk22ateMJKP4783Y8EXwvtzD5TuXw0HoHsgDAMsf16AUyYVUoAgQYOIKTU6nLBdKXP9qqW7RLISuIQxowYqCTtByvXM-4rnbH3oTDV7Uxz7i5yR17NyANybEgK3zuHTbTuM3E0fnvwIeu7hL9JCtEjS6O3Rj6z6Y2WVP0cfiZTN_zcr35Wr-VGaaEiYyqbjkWjIhZAGccsspMGpzLSwHlSIS0VAtCCtUk6YWxjAGbauJbJVuBJsiOP_V3oXgja0OvtvX_rsCUp3KqP6UkTz07AmJHbbGV5_u6IcU8x_TDzFTXzM</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Short Complete Fault Detection Tests for Logic Networks with Fan-In Two</title><source>SpringerLink Journals - AutoHoldings</source><creator>Popkov, K. A.</creator><creatorcontrib>Popkov, K. A.</creatorcontrib><description>It is established that we can implement almost every Boolean function on
n
variables by a logic network in the basis {
x
&
y
,
x
∨
y
,
x
⨁
y
, 1}, allowing a complete fault detection test with length at most 4 under arbitrary stuck-at faults at outputs of gates. The following assertions are also proved:We can implement each Boolean function on
n
variables by a logic network in the basis {
x
&
y
,
x
∨
y
,
x
⨁
y
, 1} (in the basis {
x
&
y
,
x
∨
y
,
x
∨
y
,
x
⨁ y}) containing at most one dummy variable and allowing a complete fault detection test of length at most 5 (at most 4, respectively) under faults of the same type.</description><identifier>ISSN: 1990-4789</identifier><identifier>EISSN: 1990-4797</identifier><identifier>DOI: 10.1134/S1990478919010137</identifier><language>eng</language><publisher>Moscow: Pleiades Publishing</publisher><subject>Mathematics ; Mathematics and Statistics</subject><ispartof>Journal of applied and industrial mathematics, 2019, Vol.13 (1), p.118-131</ispartof><rights>Pleiades Publishing, Ltd. 2019</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c2037-89585c8377861525f52132f4c7f51947807b2c70369bbbba7ee331ddc08d9cb73</citedby><cites>FETCH-LOGICAL-c2037-89585c8377861525f52132f4c7f51947807b2c70369bbbba7ee331ddc08d9cb73</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1134/S1990478919010137$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1134/S1990478919010137$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>314,780,784,27923,27924,41487,42556,51318</link.rule.ids></links><search><creatorcontrib>Popkov, K. A.</creatorcontrib><title>Short Complete Fault Detection Tests for Logic Networks with Fan-In Two</title><title>Journal of applied and industrial mathematics</title><addtitle>J. Appl. Ind. Math</addtitle><description>It is established that we can implement almost every Boolean function on
n
variables by a logic network in the basis {
x
&
y
,
x
∨
y
,
x
⨁
y
, 1}, allowing a complete fault detection test with length at most 4 under arbitrary stuck-at faults at outputs of gates. The following assertions are also proved:We can implement each Boolean function on
n
variables by a logic network in the basis {
x
&
y
,
x
∨
y
,
x
⨁
y
, 1} (in the basis {
x
&
y
,
x
∨
y
,
x
∨
y
,
x
⨁ y}) containing at most one dummy variable and allowing a complete fault detection test of length at most 5 (at most 4, respectively) under faults of the same type.</description><subject>Mathematics</subject><subject>Mathematics and Statistics</subject><issn>1990-4789</issn><issn>1990-4797</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><recordid>eNp9kFFLwzAUhYMoOOZ-gG_5A9XcpGmSR5luDoo-bD6XNk22ateMJKP4783Y8EXwvtzD5TuXw0HoHsgDAMsf16AUyYVUoAgQYOIKTU6nLBdKXP9qqW7RLISuIQxowYqCTtByvXM-4rnbH3oTDV7Uxz7i5yR17NyANybEgK3zuHTbTuM3E0fnvwIeu7hL9JCtEjS6O3Rj6z6Y2WVP0cfiZTN_zcr35Wr-VGaaEiYyqbjkWjIhZAGccsspMGpzLSwHlSIS0VAtCCtUk6YWxjAGbauJbJVuBJsiOP_V3oXgja0OvtvX_rsCUp3KqP6UkTz07AmJHbbGV5_u6IcU8x_TDzFTXzM</recordid><startdate>2019</startdate><enddate>2019</enddate><creator>Popkov, K. A.</creator><general>Pleiades Publishing</general><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>2019</creationdate><title>Short Complete Fault Detection Tests for Logic Networks with Fan-In Two</title><author>Popkov, K. A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c2037-89585c8377861525f52132f4c7f51947807b2c70369bbbba7ee331ddc08d9cb73</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Mathematics</topic><topic>Mathematics and Statistics</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Popkov, K. A.</creatorcontrib><collection>CrossRef</collection><jtitle>Journal of applied and industrial mathematics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Popkov, K. A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Short Complete Fault Detection Tests for Logic Networks with Fan-In Two</atitle><jtitle>Journal of applied and industrial mathematics</jtitle><stitle>J. Appl. Ind. Math</stitle><date>2019</date><risdate>2019</risdate><volume>13</volume><issue>1</issue><spage>118</spage><epage>131</epage><pages>118-131</pages><issn>1990-4789</issn><eissn>1990-4797</eissn><abstract>It is established that we can implement almost every Boolean function on
n
variables by a logic network in the basis {
x
&
y
,
x
∨
y
,
x
⨁
y
, 1}, allowing a complete fault detection test with length at most 4 under arbitrary stuck-at faults at outputs of gates. The following assertions are also proved:We can implement each Boolean function on
n
variables by a logic network in the basis {
x
&
y
,
x
∨
y
,
x
⨁
y
, 1} (in the basis {
x
&
y
,
x
∨
y
,
x
∨
y
,
x
⨁ y}) containing at most one dummy variable and allowing a complete fault detection test of length at most 5 (at most 4, respectively) under faults of the same type.</abstract><cop>Moscow</cop><pub>Pleiades Publishing</pub><doi>10.1134/S1990478919010137</doi><tpages>14</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 1990-4789 |
ispartof | Journal of applied and industrial mathematics, 2019, Vol.13 (1), p.118-131 |
issn | 1990-4789 1990-4797 |
language | eng |
recordid | cdi_crossref_primary_10_1134_S1990478919010137 |
source | SpringerLink Journals - AutoHoldings |
subjects | Mathematics Mathematics and Statistics |
title | Short Complete Fault Detection Tests for Logic Networks with Fan-In Two |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T03%3A48%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_sprin&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Short%20Complete%20Fault%20Detection%20Tests%20for%20Logic%20Networks%20with%20Fan-In%20Two&rft.jtitle=Journal%20of%20applied%20and%20industrial%20mathematics&rft.au=Popkov,%20K.%20A.&rft.date=2019&rft.volume=13&rft.issue=1&rft.spage=118&rft.epage=131&rft.pages=118-131&rft.issn=1990-4789&rft.eissn=1990-4797&rft_id=info:doi/10.1134/S1990478919010137&rft_dat=%3Ccrossref_sprin%3E10_1134_S1990478919010137%3C/crossref_sprin%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |